Configurable Fault Tolerant Circuits and System Level Integration for Self-Awareness

  • Scaling minimum features of ICs down to the 10nm- area and below has allowed high integration rates in electronics. Scaling at supply voltages of 1V and below also implies a rising level of stress which drives aging effects that reduce switching speed and the expected life time. Additionally, vulnerability from particle radiation is increased. Hence, fault detection and on-line correction become a must for many applications. However, not only fault tolerance but self-awareness becomes also an advantage. Provided that by being aware of its own healthy state allow optimized configurations regarding system operation modes and configurable hardware mechanism. This paper shows a preliminary work in a configurable circuit and explores its configuration possibilities when integrated into a complete system.

Download full text files

Export metadata

Additional Services

Share in Twitter Search Google Scholar
Metadaten
Author: Segabinazzi Ferreira, RaphaelORCiD, George, Nevin, Chen, Junchao, Hübner, Michael, Krstic, Milos, Nolte, Jörg, Vierhaus, Heinrich Theodor
URN:urn:nbn:de:kobv:co1-opus4-50503
DOI:https://doi.org/10.26127/BTUOpen-5050
ISBN:978-3-902457-54-7
Document Type:Conference Proceeding
Language:English
Year of Completion:2019
Release Date:2020/01/22
Tag:Configurable circuits; Fault tolerant; Operation modes
Self-awareness
GND Keyword:Fehlertoleranz; Integrierte Schaltung; Konfiguration <Informatik>
Source:Proceedings of the Work in Progress Session held in connection with SEAA 2019, the 45th EUROMICRO Conference on Software Engineering and Advanced Applications and DSD 2019, 22nd EUROMICRO Conference on Digital System Design
Series; issue number:SEA-Publications
Institutes:Fakultät 1 MINT - Mathematik, Informatik, Physik, Elektro- und Informationstechnik / FG Verteilte Systeme und Betriebssysteme
Other Notes:SEA-SR-54 (Bestellnummer)
Licence (German):Keine Lizenz vergeben. Es gilt das deutsche Urheberrecht.