Refine
Document Type
Way of publication
- Open Access (4)
Language
- English (20)
Keywords
- RRAM (5)
- Accelerometer (1)
- In-Memory Computing (1)
- Multilevel switching (1)
- Programming circuit (1)
- memristive device (1)
- neural network (1)
Institute
- FG Technische Informatik (11)
- FG Halbleitermaterialien (5)
- FG Mikro- und Nanosysteme (2)
- FG Angewandte Mathematik (1)
- FG Experimentalphysik und funktionale Materialien (1)
- FG Industrielle Informationstechnik (1)
- FG Regelungssysteme und Netzleittechnik (1)
- FG Systeme (1)
- FG Verteilte Systeme und Betriebssysteme (1)
BTU
The use of resistive random-access memory (RRAM) for in-memory computing (IMC) architectures has significantly improved the energy-efficiency of artificial neural networks (ANN) over the past years. Current RRAM-technologies are physically limited to a defined unambiguously distinguishable number of stable states and a maximum resistive value and are compatible with present complementary metal-oxide semiconductor (CMOS)-technologies. In this work, we improved the accuracy of current ANN models by using increased weight resolutions of memristive devices, combining two or more in-series RRAM cells, integrated in the back end of line (BEOL) of the CMOS process. Based on system level simulations, 1T2R devices were fabricated in IHP's 130nm SiGe:BiCMOS technology node, demonstrating an increased number of states. We achieved an increase in weight resolution from 3 bit in ITIR cells to 6.5 bit in our 1T2R cell. The experimental data of 1T2R devices gives indications for the performance and energy-efficiency improvement in ITNR arrays for ANN applications.
Detecting Improvised Land-mines using Deep Neural Networks on GPR Image Dataset targeting FPGAs
(2022)
Emerging device technologies such as resistive RAM (RRAM) are increasingly recognized in enhancing system performance, particularly in applications demanding extensive vector-matrix multiplications (VMMs) with high parallelism. However, a significant limitation in current electronics design automation (EDA) tools is their lack of support for rapid prototyping, design space exploration, and the integration of inherent process-dependent device variability into system-level simulations, which is essential for assessing system reliability. To address this gap, we introduce a field-programmable gate array (FPGA) based emulation approach for RRAM crossbars featuring cycle-accurate emulations in real time without relying on complex device models. Our approach is based on pre-generated look-up tables (LUTs) to accurately represent the RRAM device behavior. To efficiently model the device variability at the system level, we propose using the multivariate kernel density estimation (KDE) method to augment the measured RRAM data. The proposed emulator allows precise latency determination for matrix mapping and computation operations. Meanwhile, by coupling with the NeuroSim framework, the corresponding energy consumption can be estimated. In addition to facilitating a range of in-depth system assessments, experimental results suggest a remarkable reduction of emulation time compared to the classic behavioral simulation.