Overview Statistic: PDF-Downloads (blue) and Frontdoor-Views (gray)

Implementation of the LISP-Arbitrary Precision Arithmetic for a Vector Processor.

Please always quote using this URN: urn:nbn:de:0297-zib-93
  • Portable Standard LISP (PSL, Version 3.4) and REDUCE 3 were implemented for CRAY1 and Cray X- MP computers at the Konrad-Zuse-Zentrum Berlin in 1986. As an special aspect of the implementation of PSL, an interface to the vector hardware of CRAY processors was defined. With that interface and mostly driven by the needs of REDUCE applications (e.g. extensive calculations of Gröbner bases), the arbitrary precision integer arithmetic of PSL was rebuild using full power of the vector hardware. A modular arithmetic using vector hardware was also constructed.

Download full text files

Export metadata

Additional Services

Share in Twitter Search Google Scholar Statistics - number of accesses to the document
Metadaten
Author:Winfried Neun, Herbert Melenk
Document Type:ZIB-Report
Date of first Publication:1988/01/06
Series (Serial Number):ZIB-Report (SC-88-01)
ZIB-Reportnumber:SC-88-01
Published in:Appeared in: Computer Algebra and Parallelism, J. D. Dora, J. Fitch (eds.) Academic Press 1989
Accept ✔
Diese Webseite verwendet technisch erforderliche Session-Cookies. Durch die weitere Nutzung der Webseite stimmen Sie diesem zu. Unsere Datenschutzerklärung finden Sie hier.