A First Step towards Support for MPI Partitioned Communication on SYCL-programmed FPGAs
- Version 4.0 of the Message Passing Interface standard introduced the concept of Partitioned Communication which adds support for multiple contributions to a communication buffer. Although initially targeted at multithreaded MPI applications, Partitioned Communication currently receives attraction in the context of accelerators, especially GPUs. In this publication it is demonstrated that this communication concept can also be implemented for SYCL-programmed FPGAs. This includes a discussion of the design space and the presentation of a prototypical implementation. Experimental results show that a lightweight implementation on top of an existing MPI library is possible. In addition, the presented approach also reveals issues in both the SYCL and the MPI standard which need to be addresses for improved support of the intended communication style.
Author: | Steffen ChristgauORCiDGND, Marius KnaustORCiD, Thomas SteinkeORCiD |
---|---|
Document Type: | In Proceedings |
Parent Title (English): | IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing, H2RC@SC 2022, Dallas, TX, USA, November 13-18, 2022 |
First Page: | 9 |
Last Page: | 17 |
Publisher: | IEEE |
Year of first publication: | 2022 |
DOI: | https://doi.org/10.1109/H2RC56700.2022.00007 |