Refine
Year of publication
Document Type
- conference proceeding (article) (1210) (remove)
Language
- English (1210) (remove)
Is part of the Bibliography
- no (1210)
Keywords
- field emission (23)
- Current measurement (14)
- Produktionsplanung (12)
- Simulation (12)
- silicon (12)
- Iron (11)
- Ablaufplanung (9)
- Hierarchische Produktionsplanung (9)
- Software (9)
- CATHODES (8)
Institute
- Fakultät Informatik und Mathematik (364)
- Fakultät Elektro- und Informationstechnik (337)
- Fakultät Maschinenbau (256)
- Laboratory for Safe and Secure Systems (LAS3) (177)
- Fakultät Angewandte Natur- und Kulturwissenschaften (125)
- Fakultät Bauingenieurwesen (95)
- Regensburg Center of Biomedical Engineering - RCBE (76)
- Labor Mikrosensorik (67)
- Labor Biomechanik (LBM) (55)
- Technologie-Campus Neustadt an der Donau (51)
Begutachtungsstatus
- peer-reviewed (495)
- begutachtet (19)
An analytical model for dual-gate-controlled SOI MOSFETs is presented, assuming uniformly doped p-silicon films. It is restricted to electron inversion layers and depletion regions, neglecting hole densities. It allows to account for the spatial description of electronic quantities in the silicon film. Due to the non-linearities of the semiconductor equations the model parameters must be extracted iteratively. Some applications are presented to demonstrate the usefulness of the model.
A family of CMOS low- to high-voltage output interface circuits based on a standard, unmodified low-voltage CMOS technology is described. Using only thin-oxide high-voltage (HV) devices with reduced V/sub GS/ (gate-to-source voltage) swing, it makes use of level-shift techniques to meet the constraints on the gate control signals. These static circuits permit the full output voltage swing of V/sub DDH/, while keeping the V/sub GS/ swing of the output devices within the safety limits, including during HV supply transients. Using a standard 2- mu m n-well CMOS technology, reliable, reproducible V/sub DS/ breakdown voltages as high as 120 V and 80 V have been obtained for HV-nMOS and HV-pMOS devices, respectively.< >
Design and Optimization of High-Voltage CMOS Devices Compatible wih a Standard 5V CMOS Technology
(1993)
High-voltage n- and p-MOSFETs fully compatible with a standard 5 V CMOS technology have been designed, optimized, and fabricated. No process changes are required. By modifying the logical equations generating one of the physical masks from the design masks, a p-type buffer region for the high-voltage p-MOS was easily implemented. This modification does not affect the low-voltage part of the circuits. These high-voltage devices have been used successfully as output drivers in semicustom arrays, and as building blocks for custom low- to high-voltage output interfaces. Aspects of reliability, device protection, and circuit design techniques are addressed.
A method for solving networks containing generic analog components such as resistors, capacitors and inductors onan event driven time axis using digital VHDL is presented. The components are modeled as complex state machines communicating with their neighbors using INOUT type ports. The method takes advantage of simulation deltas to iterate without simulation-time consumption. A limited range of implicit equations can be solved this way.
A method to model high-gain feedback-loop analog amplifiers on an event driven timeaxis is presented. The demonstrator is coded in digital VHDL’93. In the event-driven scheme any node in the network must converge „on its own“ based on the information delivered from its neighbors, as no overall matrix is set up. For this reason signalloops with a loop gain larger than one are typically unstable. This communication presents a numerically stable generic model for high gain amplifiers with a userdefined feedback network. Non-ideal effects like offset or finite gain can be taken into account.