The search result changed since you submitted your search request. Documents might be displayed in a different sort order.
  • search hit 95 of 283
Back to Result List

Control Flow Errors: A Discussion of Different Injection Strategies

  • Among the available dependability assessment techniques, fault injection (FI) is widely adopted and strongly recommended by safety standards for the validation that functional and technical safety mechanisms are implemented correctly and effectively. The main challenge in fault injection assessments is the increasing complexity of system-on-chips as well as the increasing size of memory, which leads to enormous efforts to test every possible fault introduced to the system. Therefore, a number of publicly available fault injection frameworks utilize fault space pruning techniques to reduce the overall fault space and consequently the overall experiment duration. Most of the fault space pruning techniques mainly discuss the reduction of the number of data errors which have to be injected into registers and memory locations. However, control flow errors represent a further domain of possible errors on the application level. Usually for the evaluation of effectiveness of fault tolerance mechanisms against data errors, a single fault assumption at microarchitectural level (e.g. bit-flips) is assumed. In most cases, this assumption is equivalently applied to the program counter to investigate possible control flow errors. Due to this approach, the error space is consciously or unconsciously reduced to the possible erroneous jump targets that can be reached by a specific set of bit-flips in the program counter at a specified time during the program execution. This approach is considered valid regarding the corresponding fault assumption, but leads to negative effects on the significance of the injection and the resulting effectiveness of the tested fault tolerance mechanism. In this paper, we discuss different strategies for the analysis and injection of control flow errors and the resulting differences by considering the single fault assumption at microarchitectural and application level.

Export metadata

Additional Services

Share in Twitter Search Google Scholar Statistics
Metadaten
Author:Lukas Osinski, Jürgen MottokORCiDGND
URL / DOI:http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8836207&isnumber=8836190
Parent Title (English):32nd International Conference on Architecture of Computing Systems, ARCS Workshop 2019, 20-21 May 2019, Copenhagen, Denmark
Document Type:conference proceeding (article)
Language:English
Year of first Publication:2019
Release Date:2021/03/11
First Page:1
Last Page:7
Institutes:Fakultät Elektro- und Informationstechnik
Fakultät Elektro- und Informationstechnik / Laboratory for Safe and Secure Systems (LAS3)
Begutachtungsstatus:peer-reviewed
research focus:Information und Kommunikation
Licence (German):Keine Lizenz - Es gilt das deutsche Urheberrecht: § 53 UrhG