TY - CHAP A1 - Horn, Luca A1 - Frauenschläger, Tobias A1 - Mottok, Jürgen T1 - Integration and Evaluation of Different FPGA based Hardware Accelerators for the AES Algorithm in the TLS Protocol to be Used in Critical Automation Systems T2 - 4. Symposium Elektronik und Systemintegration, Tagungsband: Symposium am 17. April 2024 Hochschule Landshut N2 - This thesis addresses the challenges of hardware-assisted cryptography in the context of automation systems in critical infrastructures. While hardware accelerators enhance cryptographic calculations in both performance and security, their permanence poses issues in adapting to evolving security concerns. To overcome this problem, we integrated and evaluated a hardware accelerator for the AES algorithm on an FPGA within a TLS application, comparing its performance with other accelerators. Employing a hybrid FPGA-CPU processor system, this setup achieves over 800 Mbit/s data rates, showcasing a more than 27 times acceleration in TLS transmissions compared to purely software-based solutions. The FPGA's flexibility and upgradability therefore make it an ideal platform for critical infrastructure, ensuring longevity and superior acceleration in TLS data transfers. Y1 - 2024 UR - https://www.haw-landshut.de/static/ITZ/Bilder/Cluster_MST/ESI_Symposium/ESI_2024/Tagungsband/1B2_Frauenschlaeger_OTH-R_TB-ESI2024_s18-27.pdf SN - 978-3-9818439-9-6 SP - 18 EP - 27 PB - Hochschule Landshut CY - Landshut ER -