Zweitveröffentlichungen
Refine
Document Type
- Scientific article (28)
- Chapter (book) (14)
- Conference proceeding (8)
- Book (3)
Has Fulltext
- yes (53)
Is part of the Bibliography
- no (53)
Keywords
- 100 Gbps (12)
- Antenne (12)
- Drahtlos (12)
- Drahtloses Sensorsystem (12)
- Energieffizienz (12)
- Hochfrequenztechnik (12)
- Terahertzbereich (12)
- Wireless (12)
- Gewölbe (4)
- Kirchenbau (4)
Institute
- FG Systeme (12)
- FG Bautechnikgeschichte (5)
- FG Verteilte Systeme und Betriebssysteme (4)
- FG Angewandte Mathematik (2)
- FG Angewandte Physik und Halbleiterspektroskopie (2)
- FG Flug-Triebwerksdesign (2)
- FG Hydrologie (2)
- FG Metallkunde und Werkstofftechnik (2)
- FG Regelungssysteme und Netzleittechnik (2)
- FG Stadtmanagement (2)
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
In 2012 a group of researchers proposed a basic research initiative to the German Research Foundation (DFG) as a special priority project (SPP) with the name: Wireless 100 Gbps and beyond. The main goal of this initiative was the investigation of architectures, technologies and methods to go well beyond the state of the art. The target of 100 Gbps was set far away from the (at that time) achievable 1 Gbps such that it was not possible to achieve promising results just by tuning some parameters. We wanted to find breakthrough solutions. When we started the work on the proposal we discussed the challenges to be addressed in order to advancing the wireless communication speed significantly. Having the fundamental Shannon boundary in mind we discussed how to achieve the 100 Gbps speed.
The ongoing and unprecedented transformation of power systems leads to a reduction in the number of conventional power plants, which are the classical actuators of the grid. In addition, this development results in a decreasing system inertia, which is expected to yield faster frequency dynamics. Therefore power-electronics-interfaced units have to take over system control tasks and, in particular, frequency control. For this purpose, accurate and fast estimation algorithms for time-varying frequency signals are needed. Motivated by this fact, we propose a time-varying parameter estimator and a tuning criterion, which for sufficiently small initial estimation errors allows to reconstruct the time-varying frequency signal of a symmetric three-phase waveform in finite time. The proposed estimator is derived by using a time-varying version of the super twisting algorithm and its performance is illustrated via numerical examples.
Microgrids are distributed systems with high share of inverter-interfaced renewable energy sources where stable and reliable system operation is realized by suitably controlling the inverters. In this work, we focus on secondary frequency control, which is an important ancillary service provided by the inverters. In the literature on secondary frequency control, the effect of clock drifts has often been neglected. However, clock drifts are practically unavoidable parameter uncertainties in inverter-based microgrids and we show that the most commonly employed distributed secondary frequency controllers exhibit performance deteriorations when taking clock drifts explicitly into consideration. Motivated by this, we propose a novel alternative control law called generalized distributed averaging integral (GDAI) control, which achieves the secondary control objectives of steady-state accurate frequency restoration and proportional power sharing in the presence of clock drifts. In addition, we derive a sufficient tuning criterion in the form of a set of linear matrix inequalities (LMIs) which guarantees robust stability of the closed-loop equilibrium point in the presence of uncertain clock drifts. Finally, our analysis is validated extensively via simulation with comprehensive comparisons to other related distributed control approaches.
Based on a longitudinal study of a Pupil Referral Unit (PRU) in England for children excluded from mainstream schools and utilising a moral economy lens, this article explores how solidarity is created and maintained in a very particular community of teachers and learning support assistants (LSAs). A moral economy approach highlights the centrality of people’s moral norms and values for understanding the multi-layered dimensions of solidarity in organisations and how it changes in the context of transformations in the labour process. The article illustrates how teachers and LSAs rely on mutuality, underpinned by moral norms of justice, and values of care, dignity and recognition, to cope with physically and emotionally demanding work that is under-resourced and undervalued. The analysis reveals that solidarity is not only against unjust workplace regimes, but also for connectivity and a humanised labour process.
The tiny logic elements in modern integrated circuits increase the rate of transient failures significantly. Therefore, redundancy on various levels is necessary to retain reliability. However, for mixed-criticality scenarios, the typical processor designs offer either too little fault-tolerance or too much redundancy for one part of the applications. Amongst others, we specifically address redundant processor internal functional units (FU) to cope with transient errors and support wear leveling. A real-time operating system (RTOS) was extended to control our prototypical hardware platform and, since it can be configured deterministically within few clock cycles, we are able to reconfigure the FUs dynamically, at process switching time, according to the specified critically of the running processes. Our mechanisms were integrated into the Plasma processor and the Plasma-RTOS. With few changes to the original software code, it was, for example, possible to quickly change from fault-detecting to fault-correcting modes of the processor on demand.
System reconfiguration of hardware resources has been done in multiple system domains. Such systems are usually found in the context of FPGAs, where reconfiguration is done usually over its primitives (e.g., LUTs, Flip-Flops). Or even in the context of MPSoC designs, where core management (e.g., lock-step operation in multi-core designs) is the most used approach. However, recent works have shown that configuration at Functional Units (FUs) granularity might come with benefits. For example, it can increase the configuration space due to its finer granularity, and, as a consequence, the options to deal with problems (e.g., due to aging) in the units itself. Within this context, this paper presents a system capable to configure its FUs (e.g., ALUs, multipliers, dividers) into different operation modes. The system uses an Operating System to control HW reconfiguration during process switching time and takes into account the health state of its units in a mixed-criticality applications scenario. Results show that, within this scenario, the system is able to reconfigure itself accomplishing health state modifications of its HW elements.
The strive for performance, low power consumption, and less chip area have been diminishing the reliability and the time to fault occurrences due to wear out of electronic devices. Recent research has shown that functional units within processors usually execute a different amount of operations when running programs. Therefore, these units present different individual wear out during their lifetime. Most existent schemes for re-configuration of processors due to fault detection and other processor parameters are done at the level of cores which is a costly way to achieve redundancy. This paper presents a low latency (approximately 1 clock cycle) software controlled mechanism to reconfigure units within processor cores according to predefined parameters. Such reconfiguration capability delivers features like wear out balance of processor functional units, configuration of units according to the criticality of tasks running on an operating system and configurations to gain in performance (e.g. parallel execution) when possible. The focus of this paper is to show the implemented low latency reconfiguration mechanism and highlight its possible main features.
Scaling minimum features of ICs down to the 10nm- area and below has allowed high integration rates in electronics. Scaling at supply voltages of 1V and below also implies a rising level of stress which drives aging effects that reduce switching speed and the expected life time. Additionally, vulnerability from particle radiation is increased. Hence, fault detection and on-line correction become a must for many applications. However, not only fault tolerance but self-awareness becomes also an advantage. Provided that by being aware of its own healthy state allow optimized configurations regarding system operation modes and configurable hardware mechanism. This paper shows a preliminary work in a configurable circuit and explores its configuration possibilities when integrated into a complete system.