LS Angewandte Physik / Sensorik
Refine
Document Type
- Doctoral thesis (24)
Has Fulltext
- yes (24)
Is part of the Bibliography
- no (24)
Year of publication
Keywords
- Photoelektronenspektroskopie (4)
- XPS (4)
- Silicium (3)
- Chalcopyrite (2)
- Chalkopyrit (2)
- Dünne Schicht (2)
- Kristallfläche (2)
- Kristallzüchtung (2)
- Mikrospiegel (2)
- Oxidation (2)
Institute
Die vorliegende Arbeit behandelt CuInS2-Filme, die mittels Molekularstrahlepitaxie auf einkristallinen Si- und GaAs-Substraten unterschiedlicher Orientierung abgeschieden wurden. In-situ kamen dabei photoelektronenspektroskopische Analysemethoden und die Beugung niederenergetischer Elektronen zum Einsatz. Ex-situ wurden die Filme mittels Röntgenstrukturanalyse, Ionenrückstreuung und Photolumineszenz untersucht. Zunächst wurde die Bandanpassung des Si(111)/CuInS2(112)-Heteroübergangs bestimmt, wobei die Grenzfläche durch das Auftreten von Fremdphasen und durch Interdiffusion nicht ideal und stark gestört erscheint. Es wurde ein Grenzflächendipol von etwa 1 eV ermittelt. Der Vergleich der chemischen Zusammensetzung an der Filmoberfläche und im Filmvolumen deutet auf einen Konzentrationsgradienten in der Schicht hin. Unabhängig vom Cu/In-Verhältnis wurde eine schwefelarme Oberfläche gefunden. Zudem zeigen Cu-reiche CuInS2-Filme unabhängig von der Substratorientierung ein [112]-orientiertes Wachstum, wogegen im In-reichen Präparationsregime die Kristallorientierung des Substrates übernommen wird.
Aggressive scaling of the complementary metal-oxide-semiconductor (CMOS) transistors resulted in the silicon dioxide (SiO2) gate dielectrics being as thin as 1.2 nm in the state-of-the-art high performance transistors. In consequence, the leakage current due to direct tunneling of electrons through the gate oxide increased significantly resulting in an unacceptably high level of power dissipation. For this reason, it is very desirable to replace the SiO2 gate dielectric with an insulator of a higher dielectric constant (high-k). The higher dielectric constant allows for the use of physically thicker dielectric layers with high capacitance densities but strongly reduced tunneling currents. This work focuses on the preparation and characterization of Praseodymium silicate high-k dielectric layers on Si(001) and evaluates the potential of this material to replace SiO2 as a gate dielectric in the state-of-the-art and future CMOS technology generations.
A series of two-dimensional and three-dimensional quasi-steady state numerical simulations have been performed for the initial stages (seeding process) of the Czochralski (CZ) growth of oxide crystals using the finite element method (FEM). We have considered different cases and configurations with respect to real systems in the CZ-dielectrics laboratory of the Institute for Crystal Growth (IKZ). Using induction heating in metallic parts as heat source the fluid flow and temperature field were determined in the whole CZ system. The aim of these calculations was to investigate and reveal the effect of several parameters such as the geometry and location of an active afterheater with respect to the crucible, arrangement and design of thermal insulation, crucible bottom shape, and seed rotation rate on the flow and temperature field of the system and the seed-melt interface shape. The results demonstrate that the temperature and fluid flow in the gas domain is strongly affected by an active afterheater and its insulation as well as their geometry and position. The results also show the important role played by the seed rotation rate for influencing the shape of the seed-melt interface.
In this work, growth and characterisation of 3C-SiC thin films, investigation of oxidation of thus prepared layers and Pr-silicate and AlON based interface with SiC have been studied. Chemical vapor deposition of 3C-SiC thin films on Si(001) and Si(111) substrates has been investigated. Prior to the actual SiC growth, preparation of initial buffer layers of SiC was done. Using such a buffer layer, epitaxial growth of 3C-SiC has been achieved on Si(111) and Si(001) substrates. The temperature of 1100°C and 1150°C has been determined to be the optimal temperature for 3C-SiC growth on Si (111) and Si(001) substrates respectively. The oxidation studies on SiC revealed that a slow oxidation process at moderate temperatures in steps was useful in reducing and suppressing the g-C at the SiO2/SiC interface. Clean, graphitefree SiO2 has been successfully grown on 3C-SiC by silicon evaporation and UHV anneal. For the application of high-k Pr2O3 on silicon carbide, plausible interlayer, Pr-Silicate and AlON, have been investigated. Praseodymium silicate has been prepared successfully completely consuming the SiO2 and simultaneously suppressing the graphitic carbon formation. A comparatively more stable interlayer using AlON has been achieved. This interlayer mainly consists of stable phases of AlN along with some amount of Pr-aluminates and CN. Such layers act as a reaction barrier between Pr2O3 and SiC, and simultaneously provide higher band offsets.