@inproceedings{SegabinazziFerreiraGeorgeChenetal.2019, author = {Segabinazzi Ferreira, Raphael and George, Nevin and Chen, Junchao and H{\"u}bner, Michael and Krstic, Milos and Nolte, J{\"o}rg and Vierhaus, Heinrich Theodor}, title = {Configurable Fault Tolerant Circuits and System Level Integration for Self-Awareness}, isbn = {978-3-902457-54-7}, doi = {10.26127/BTUOpen-5050}, url = {http://nbn-resolving.de/urn:nbn:de:kobv:co1-opus4-50503}, year = {2019}, abstract = {Scaling minimum features of ICs down to the 10nm- area and below has allowed high integration rates in electronics. Scaling at supply voltages of 1V and below also implies a rising level of stress which drives aging effects that reduce switching speed and the expected life time. Additionally, vulnerability from particle radiation is increased. Hence, fault detection and on-line correction become a must for many applications. However, not only fault tolerance but self-awareness becomes also an advantage. Provided that by being aware of its own healthy state allow optimized configurations regarding system operation modes and configurable hardware mechanism. This paper shows a preliminary work in a configurable circuit and explores its configuration possibilities when integrated into a complete system.}, subject = {Self-awareness; Configurable circuits; Fault tolerant; Operation modes; Integrierte Schaltung; Konfiguration ; Fehlertoleranz}, language = {en} } @inproceedings{SegabinazziFerreiraNolteVargasetal.2020, author = {Segabinazzi Ferreira, Raphael and Nolte, J{\"o}rg and Vargas, Fabian and George, Nevin and H{\"u}bner, Michael}, title = {Run-time hardware reconfiguration of functional units to support mixed-critical applications}, doi = {10.1109/LATS49555.2020.9093692}, url = {http://nbn-resolving.de/urn:nbn:de:kobv:co1-opus4-51804}, year = {2020}, abstract = {System reconfiguration of hardware resources has been done in multiple system domains. Such systems are usually found in the context of FPGAs, where reconfiguration is done usually over its primitives (e.g., LUTs, Flip-Flops). Or even in the context of MPSoC designs, where core management (e.g., lock-step operation in multi-core designs) is the most used approach. However, recent works have shown that configuration at Functional Units (FUs) granularity might come with benefits. For example, it can increase the configuration space due to its finer granularity, and, as a consequence, the options to deal with problems (e.g., due to aging) in the units itself. Within this context, this paper presents a system capable to configure its FUs (e.g., ALUs, multipliers, dividers) into different operation modes. The system uses an Operating System to control HW reconfiguration during process switching time and takes into account the health state of its units in a mixed-criticality applications scenario. Results show that, within this scenario, the system is able to reconfigure itself accomplishing health state modifications of its HW elements.}, subject = {Reconfiguration; Functional units; Fine-grained; Mixed-criticality; Run-time; Rekonfiguration; Laufzeit; Funktionseinheit; Fehlererkennung}, language = {en} }