@inproceedings{SegabinazziFerreiraNolte2019, author = {Segabinazzi Ferreira, Raphael and Nolte, J{\"o}rg}, title = {Low latency reconfiguration mechanism for fine-grained processor internal functional units}, doi = {10.1109/LATW.2019.8704560}, url = {http://nbn-resolving.de/urn:nbn:de:kobv:co1-opus4-50497}, year = {2019}, abstract = {The strive for performance, low power consumption, and less chip area have been diminishing the reliability and the time to fault occurrences due to wear out of electronic devices. Recent research has shown that functional units within processors usually execute a different amount of operations when running programs. Therefore, these units present different individual wear out during their lifetime. Most existent schemes for re-configuration of processors due to fault detection and other processor parameters are done at the level of cores which is a costly way to achieve redundancy. This paper presents a low latency (approximately 1 clock cycle) software controlled mechanism to reconfigure units within processor cores according to predefined parameters. Such reconfiguration capability delivers features like wear out balance of processor functional units, configuration of units according to the criticality of tasks running on an operating system and configurations to gain in performance (e.g. parallel execution) when possible. The focus of this paper is to show the implemented low latency reconfiguration mechanism and highlight its possible main features.}, subject = {Functional units low latency; Fine-grained; Reconfiguration; Software; Rekonfiguration; Mikroprozessor; Latenzzeit }, language = {en} } @inproceedings{SegabinazziFerreiraGeorgeChenetal.2019, author = {Segabinazzi Ferreira, Raphael and George, Nevin and Chen, Junchao and H{\"u}bner, Michael and Krstic, Milos and Nolte, J{\"o}rg and Vierhaus, Heinrich Theodor}, title = {Configurable Fault Tolerant Circuits and System Level Integration for Self-Awareness}, isbn = {978-3-902457-54-7}, doi = {10.26127/BTUOpen-5050}, url = {http://nbn-resolving.de/urn:nbn:de:kobv:co1-opus4-50503}, year = {2019}, abstract = {Scaling minimum features of ICs down to the 10nm- area and below has allowed high integration rates in electronics. Scaling at supply voltages of 1V and below also implies a rising level of stress which drives aging effects that reduce switching speed and the expected life time. Additionally, vulnerability from particle radiation is increased. Hence, fault detection and on-line correction become a must for many applications. However, not only fault tolerance but self-awareness becomes also an advantage. Provided that by being aware of its own healthy state allow optimized configurations regarding system operation modes and configurable hardware mechanism. This paper shows a preliminary work in a configurable circuit and explores its configuration possibilities when integrated into a complete system.}, subject = {Self-awareness; Configurable circuits; Fault tolerant; Operation modes; Integrierte Schaltung; Konfiguration ; Fehlertoleranz}, language = {en} }