Refine
Year of publication
Document Type
Keywords
- Genauigkeit asynchroner ADCs (1)
- Magfets (1)
- Modelling (1)
- Mosfets (1)
- Nyquist-Rate Tracking ADC (1)
- Taktratensteuerung (1)
- asynchroner Delta-Sigma-ADC (1)
Institute
Sigma-delta modulator
(2006)
Voltage to current converter
(2009)
A Capacitive Step-Down Converter Using a Linear Mode Pre-Regulator for Improved Load Regulation
(2006)
A Low Power and Low 1/f-Noise Transconductance for the Input Stage of a Current Sense A/D Converter
(2007)
A Single-Inductor Dual-Output Switching Converter with Low Ripples and Improved Cross Regulation
(2009)
A 90% Peak Efficiency Single-Inductor Dual-Output Buck-Boost Converter with Extended-PWM Control
(2011)
Output driving circuit
(2002)
Driving Circuit
(2001)
This paper presents two high-voltage circuits used in power management, a switching driver for buck converter with optimized on-resistance and a low dropout (LDO) voltage regulator with 2-stacked pMOS pass devices. The circuit design is based on stacked MOSFETs, thus the circuits are technology independent.
The characteristics of magnetic field-sensitive split-drain MOSFETs (MAGFETs) have been experimentally measured. The sensitivity depends on the geometry and the operating point of the MAGFET. Particular attention is paid to the lateral parasitic conductance between the split drains. The equivalent spectral noise density of the magnetic flux density is measured. Additionally, a macro-model of the MAGFET has been developed for SPICE.
This paper presents a modified interpolation algo-
rithm for signals with variable data rate from asynchronous
ADCs. The Adaptive weights Conjugate gradient Toeplitz
matrix (ACT) algorithm is extended to operate with a contin-
uous data stream. An additional preprocessing of data with
constant and linear sections and a weighted overlap of step-
by-step into spectral domain transformed signals improve the
reconstruction of the asycnhronous ADC signal. The interpo-
lation method can be used if asynchronous ADC data is fed
into synchronous digital signal processing.
Es wurde die Genauigkeit von zwei asynchronen ADCs untersucht; einem Nyquist-Rate Tracking ADC und einem 1-Bit Delta-Sigma-ADC, bei denen die Taktfrequenz selbständig geregelt wird. Speziell wurde die Genauigkeit der ADCs für realistische Signale aus dem Bereich der Automobilindustrie untersucht. Die Analyse erfolgte mithilfe von MATLAB und Simulink. Die Ergebnisse der transienten Simulationen werden dargestellt und bewertet.
Ultrasound Piezo-Harvester Energy Transfer Systems for Machine Tool Sensor-Charger Applications
(2019)
Ultrasound energy transfer systems can be an alternative for sensor-chargers aiming battery replacement avoidance and can be used in machine tool applications. An ultrasound input source can be used to send an acoustic signal through a machine. The signal is received by an ultrasound receiver based on piezoelectric component and should be converted into an electrical signal to supply or charge the sensor. Notwithstanding, for rotating machines, an air gap must be considered between the input source and the machine tool part. This paper deals with the acoustic-electrical energy transfer considering the changes in the propagation media of the ultrasound. Theoretical results are verified by means of an experimental setup.
Linear-assisted switching (PWM) converters have advantages over single switching topologies, mainly because of the reduction or elimination of bulky output capacitors and ultra-fast dynamical response. In this paper, a linear-assisted zeta converter is presented. The linear regulator circuit is composed by three bipolar transistors and an operational amplifier, which drives the transistor based on the error between the output voltage and its reference. The modeling of the whole circuit is presented, as well as a design example. The modeling of the zeta converter is similar to the conventional topology modeling, except the fact that the linear regulator current is considered as an extra state that substitutes the state regarding the output capacitor voltage. The zeta converter can be designed independently of the linear regulator circuit and simulations are used to validate the static operation of the overall topology. Experimental results confirm in practice the ripple compensation of the main zeta converter, where extra current is provided by the main converter, in order to drive the linear regulator that is responsible for the ripple compensation.
In AC-DC power conversion, the input source features: time dependence and phase angle, combined with the complexity of resonant circuits, lead to solutions that are difficult to obtain. In this sense, an analysis and design methodology of resonant rectifiers is proposed, in which, iterative numerical solutions are replaced by analytic solutions with the help of computer algebra systems. The method allows obtaining the AC-to-DC transfer function, the quality factor, the phase angle and the resonance frequency. A case study for the Class-E zero-derivative voltage switched resonant rectifier is performed. Experimental results are shown in order to validate the theoretical approach.
This paper presents a 10-bit tracking ADC using a multi-bit quantiser and a segmented current-steering DAC. The quantiser allows a dynamical adjustment of the step size dependent on the input signal waveform. This mitigates the limited slew rate of delta encoded ADCs. Energy consumption induced by 1 LSB ripple is removed by the quantiser. The segmented current-steering DAC allows simple control, good monotonicity and improved transient response when compared to previous design as well as potential power reduction.
This paper presents the design of a high-voltage differential amplifier using six different pre-input stage circuits to reduce high-voltage input levels to low-voltage signals. The proposed circuits are designed using 65 nm CMOS process technology with a nominal voltage of 2.5 V and a supply voltage of 5 V. The designs are based on stacked low-voltage standard CMOS transistors. The different pre-input stage circuits are compared to each other in terms of their circuit description, drawbacks, advantages and simulation results. The principle of the five designed pre-input stage circuits can be applied to higher voltage range input signals as well.
This paper presents a high-voltage (HV) driver for switching a buck converter. The circuit is based on 3-stacked CMOS using gate control circuits to drive maximum current which indicates minimized on-resistance of the HV-driver thus achieving faster switching. The circuit is designed and fabricated using 65 nm CMOS TSMC process technology with a nominal voltage of 2.5 V and with a supply voltage of 5.5 V. Since the design is based on stacked CMOS transistors, the circuit is technology-independent. The initial on-resistances of the driver pull-up and the pull-down paths have an improvement of 75% and 36% respectively. Due to a buck converter switched by the designed HV-driver, output voltages in the range of 0.45 V to 2.45 V can be achieved from different high supply voltages in the range of 3.5 V to 5.5 V. The circuit occupies an area of 0.187 mm2.
This paper presents the design of a high-voltage (HV) rail-to-rail error amplifier. This circuit controls the output signal of a low drop-out voltage regulator (LDO) according to the reference voltages and based on stacked standard transistors. The circuit is designed using 65 nm CMOS process technology with a nominal voltage of 2.5 V and is optimized for arbitrary values of supply voltage up to 5.0 V. The error amplifier consists of 3 stages and 2 feedback loops. The stages are internally connected rail-to-rail to achieve high GBW and DC accuracy. The simulation and measurement results for the designed HV-error amplifier show that the output signal of the LDO tracks the reference voltages. The circuit design is technology-independent and compatible with scaled CMOS.
This paper presents the design of a high-voltage driver with an adapted level shifter for switching converters. The proposed HV-driver and level shifter are based on stacked standard CMOS, therefore the design is technology independent. The circuit is designed in 65-nm TSMC technology with a nominal voltage of 2.5 V and optimized for arbitrary supply voltages from 2.6 V to 6.0 V. This range is extended by 41.7% when compared against common drivers and level shifters with the circuit being suitable for a supply voltage range of 2.4 V between 2.6 V and 5.0 V. The total area of the designed level shifter is about 3.8% of that required for similar circuit in previous work.