• search hit 14 of 30
Back to Result List

Electromigration simulation for on-chip Cu interconnects

  • We are investigating the influence of copper microstructure on electromigration degradation effects and interconnect lifetimes using computer simulation. The simulation is carried out in three dimensions. For the copper microstructure, a Monte Carlo technique was used to model the Cu grain growth. Different diffusivities where applied to grain boundaries and top interface of the interconnect model according to the qualitative crystallographic orientation of adjacent grains. The grain boundary network and the top interface form the diffusion paths for the electromigration mass transport. Along the diffusion paths, the fluxes of vacancies where calculated including mechanical stress and electromigration driving forces using a finite difference method. Positive flux divergent sites of the FDM lattice are treated as void nucleation sites after a critical vacancy concentration is reached. The resistance increase due to void growth was calculated using a cellular automaton, masking current free regions as quasi voids and adding theWe are investigating the influence of copper microstructure on electromigration degradation effects and interconnect lifetimes using computer simulation. The simulation is carried out in three dimensions. For the copper microstructure, a Monte Carlo technique was used to model the Cu grain growth. Different diffusivities where applied to grain boundaries and top interface of the interconnect model according to the qualitative crystallographic orientation of adjacent grains. The grain boundary network and the top interface form the diffusion paths for the electromigration mass transport. Along the diffusion paths, the fluxes of vacancies where calculated including mechanical stress and electromigration driving forces using a finite difference method. Positive flux divergent sites of the FDM lattice are treated as void nucleation sites after a critical vacancy concentration is reached. The resistance increase due to void growth was calculated using a cellular automaton, masking current free regions as quasi voids and adding the resistance of the slices of the lattice normal to the electron flow direction in series. A parallel computing environment was used to generate large numbers of interconnect models in order to obtain a pool of data for statistical analysis of interconnect lifetimes. The results of this analysis will be shownshow moreshow less

Export metadata

Additional Services

Search Google Scholar
Metadaten
Author: Matthias Kraatz, Dieter SchmeißerORCiD, Ehrenfried ZschechORCiD, Paul S. Ho
URL:http://www.dpg-verhandlungen.de/year/2009/conference/dresden/part/ds/session/13/contribution/4
ISSN:0420-0195
Title of the source (German):Verhandlungen der Deutschen Physikalischen Gesellschaft, Reihe 6, Bd. 44
Publisher:Deutsche Physikalische Gesellschaft
Place of publication:Bad Honnef
Document Type:Conference Proceeding
Language:English
Year of publication:2009
First Page:S. 161
Faculty/Chair:Fakultät 1 MINT - Mathematik, Informatik, Physik, Elektro- und Informationstechnik / FG Angewandte Physik und Halbleiterspektroskopie
Institution name at the time of publication:Fakultät für Mathematik, Naturwissenschaften und Informatik (eBTU) / LS Angewandte Physik / Sensorik
Einverstanden ✔
Diese Webseite verwendet technisch erforderliche Session-Cookies. Durch die weitere Nutzung der Webseite stimmen Sie diesem zu. Unsere Datenschutzerklärung finden Sie hier.