<?xml version="1.0" encoding="utf-8"?>
<export-example>
  <doc>
    <id>36888</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>5</pageLast>
    <pageNumber>5</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject_ref</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace>Piscataway, NJ</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2025-12-01</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">On the influence of cell libraries and other parameters to SCA resistance of crypto IP cores</title>
    <abstract language="eng">The ever-growing complexity of modern systems as well as the shrinking time to market enforces the use of already designed hardware components i.e. hard and soft IP cores. The fact that also requirements with respect to security significantly increased and that side-channel analysis (SCA) attacks are meanwhile a well-known threat it is paramount to ensure SCA resistance of ASICs and FPGA implementations derived from cryptographic IP cores. This requires to evaluate this feature for each IP core and target technology even down to the level of the cell library. The experiments reported here clearly show that the three available cell libraries even though developed for the same 130nm technology of IHP exhibit different sensitivity to SCA attacks ranging from quite resistant to very vulnerable.</abstract>
    <parentTitle language="eng">2024 13th Mediterranean Conference on Embedded Computing (MECO)</parentTitle>
    <identifier type="doi">10.1109/MECO62516.2024.10577776</identifier>
    <identifier type="isbn">979-8-3503-8756-8</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_import_data">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:50:56Z","timestamp":1725785456559},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T00:00:00Z","timestamp":1718064000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T00:00:00Z","timestamp":1718064000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,11]]},"DOI":"10.1109\/meco62516.2024.10577776","type":"proceedings-article","created":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T17:26:54Z","timestamp":1720027614000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["On the Influence of Cell Libraries and Other Parameters to SCA Resistance of Crypto IP Cores"],"prefix":"10.1109","author":[{"given":"Zoya","family":"Dyka","sequence":"first","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]},{"given":"Ievgen","family":"Kabin","sequence":"additional","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]},{"given":"Marcin","family":"Brzozowski","sequence":"additional","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]},{"given":"Goran","family":"Panic","sequence":"additional","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]},{"given":"Cristiano","family":"Calligaro","sequence":"additional","affiliation":[{"name":"Redcat Devices Srl,Milan,Italy"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]},{"given":"Peter","family":"Langendoerfer","sequence":"additional","affiliation":[{"name":"Leibniz Institute for High Performance Microelectronics,IHP GmbH,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","year":"2010","author":"Mangard","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig48160.2019.8994807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42051-2_5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-021-05951-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/lats57337.2022.9937007"},{"volume-title":"Common Criteria for Information Technology Security Evaluation, Part 3: Security assurance components Version 3.1","year":"2017","key":"ref7"},{"article-title":"Cryptographic Module Validation Program | CSRC | CSRC","volume-title":"CSRC | NIST","year":"2016","key":"ref8"},{"key":"ref9","article-title":"DPA Resistant Core - Rambus"},{"key":"ref10","article-title":"EnforcIT - Defense-in-Depth Solutions for Protecting Critical Information - Microsemi"},{"key":"ref11","article-title":"RSA, Diffie-Hellman and Modular Exponentiation Cores for FPGA (Xilinx, Altera, Microsemi, Lattice) and ASIC - Helion Technology"},{"volume-title":"German Federal Office for Information Security (Bundesamt f\u00fcr Sicherheit in der Informationstechnik (BSI)). Version 2024-01","key":"ref12","article-title":"Guidelines for Evaluating Side-Channel-Attack Resistance of RSA, DSA and Dife-Hellman Key Exchange Implementations, Part of AIS 46"},{"volume-title":"German Federal Office for Information Security (Bundesamt f\u00fcr Sicherheit in der Informationstechnik (BSI)). Version 3.0","key":"ref13","article-title":"Guidelines for Evaluating Side-Channel and Fault Attack Resistance of Elliptic Curve Implementations, Part of AIS 46"},{"volume-title":"Cortex M33 r0p4 Certification Report","key":"ref14"},{"key":"ref15","article-title":"FPGA IP (Intellectual Property) Cores - Intel\u00ae FPGA"},{"key":"ref16","article-title":"Xilinx Partner Program"},{"volume-title":"Silex Insight","key":"ref17","article-title":"Crypto Coprocessors"},{"key":"ref18","article-title":"Protected AES Core - FortifyIQ"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.186-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/s22083083"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s102070100002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.03.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig.2017.8279800"},{"key":"ref24","article-title":"IHP : SiGe:C-BiCMOS-Technologies"},{"journal-title":"River Publishers","article-title":"Rad-hard Semiconductor Memories","author":"Calligaro","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/icecs.2008.4674813"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/dft.2019.8875489"}],"event":{"name":"2024 13th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2024,6,11]]},"location":"Budva, Montenegro","end":{"date-parts":[[2024,6,14]]}},"container-title":["2024 13th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10577658\/10577767\/10577776.pdf?arnumber=10577776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T05:11:05Z","timestamp":1720242665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10577776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/meco62516.2024.10577776","relation":{},"subject":[],"published":{"date-parts":[[2024,6,11]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="local_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="local_import_origin">crossref</enrichment>
    <enrichment key="local_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear,Enrichmentlocal_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Budva, Montenegro</enrichment>
    <enrichment key="ConferenceTitle">2024 13th Mediterranean Conference on Embedded Computing (MECO)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <author>
      <firstName>Zoya</firstName>
      <lastName>Dyka</lastName>
    </author>
    <submitter>
      <firstName>Vogel</firstName>
      <lastName>Elisabeth</lastName>
    </submitter>
    <author>
      <firstName>Ievgen</firstName>
      <lastName>Kabin</lastName>
    </author>
    <author>
      <firstName>Marcin</firstName>
      <lastName>Brzozowski</lastName>
    </author>
    <author>
      <firstName>Goran</firstName>
      <lastName>Panic</lastName>
    </author>
    <author>
      <firstName>Cristiano</firstName>
      <lastName>Calligaro</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <author>
      <firstName>Peter</firstName>
      <lastName>Langendoerfer</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Cryptographic IP cores</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Elliptic curve cryptography (ECC)</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Side-channel analysis (SCA) attacks</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>SCA resistance</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Differential power analysis (DPA)</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Horizontal attacks</value>
    </subject>
    <collection role="institutes" number="1222">FG Systeme</collection>
  </doc>
</export-example>
