<?xml version="1.0" encoding="utf-8"?>
<export-example>
  <doc>
    <id>33667</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst/>
    <pageLast/>
    <pageNumber>6</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-06-05</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment</title>
    <abstract language="eng">Emerging device technologies such as resistive RAM (RRAM) are increasingly recognized in enhancing system performance, particularly in applications demanding extensive vector-matrix multiplications (VMMs) with high parallelism. However, a significant limitation in current electronics design automation (EDA) tools is their lack of support for rapid prototyping, design space exploration, and the integration of inherent process-dependent device variability into system-level simulations, which is essential for assessing system reliability. To address this gap, we introduce a field-programmable gate array (FPGA) based emulation approach for RRAM crossbars featuring cycle-accurate emulations in real time without relying on complex device models. Our approach is based on pre-generated look-up tables (LUTs) to accurately represent the RRAM device behavior. To efficiently model the device variability at the system level, we propose using the multivariate kernel density estimation (KDE) method to augment the measured RRAM data. The proposed emulator allows precise latency determination for matrix mapping and computation operations. Meanwhile, by coupling with the NeuroSim framework, the corresponding energy consumption can be estimated. In addition to facilitating a range of in-depth system assessments, experimental results suggest a remarkable reduction of emulation time compared to the classic behavioral simulation.</abstract>
    <parentTitle language="eng">2024 IEEE 25th Latin American Test Symposium (LATS)</parentTitle>
    <identifier type="doi">10.1109/LATS62223.2024.10534601</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T00:27:56Z","timestamp":1717028876029},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,9]]},"DOI":"10.1109\/lats62223.2024.10534601","type":"proceedings-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T17:35:14Z","timestamp":1716917714000},"source":"Crossref","is-referenced-by-count":0,"title":["Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment"],"prefix":"10.1109","author":[{"given":"Jianan","family":"Wen","sequence":"first","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Fabian Luis","family":"Vargas","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Fukun","family":"Zhu","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[{"name":"University of Rostock,Rostock,Germany"}]},{"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"University of Rostock,Rostock,Germany"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3122343"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10060645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATS53581.2021.9651789"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405210"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198076"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3611315.3633273"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-40843-4_37"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401762"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2931769"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2022.3182133"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/78.324744"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"}],"event":{"name":"2024 IEEE 25th Latin American Test Symposium (LATS)","location":"Maceio, Brazil","start":{"date-parts":[[2024,4,9]]},"end":{"date-parts":[[2024,4,12]]}},"container-title":["2024 IEEE 25th Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10534343\/10534590\/10534601.pdf?arnumber=10534601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T04:41:42Z","timestamp":1716957702000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10534601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,9]]},"references-count":21,"URL":"http:\/\/dx.doi.org\/10.1109\/lats62223.2024.10534601","relation":{},"subject":[],"published":{"date-parts":[[2024,4,9]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PublishedYear,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Maceio, Brazil</enrichment>
    <enrichment key="ConferenceTitle">2024 IEEE 25th Latin American Test Symposium (LATS)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Fabian Luis</firstName>
      <lastName>Vargas</lastName>
    </author>
    <author>
      <firstName>Fukun</firstName>
      <lastName>Zhu</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Pérez</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>35634</id>
    <completedYear/>
    <publishedYear>2025</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>10</pageLast>
    <pageNumber>10</pageNumber>
    <edition/>
    <issue/>
    <volume>168</volume>
    <type>articler</type>
    <publisherName>Elsevier BV</publisherName>
    <publisherPlace>Amsterdam</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2025-03-28</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">RRAMulator : an efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation</title>
    <abstract language="eng">The in-memory computing (IMC) systems based on emerging technologies have gained significant attention due to their potential to enhance performance and energy efficiency by minimizing data movement between memory and processing unit, which is especially beneficial for data-intensive applications. Designing and evaluating systems utilizing emerging memory technologies, such as resistive RAM (RRAM), poses considerable challenges due to the limited support from electronics design automation (EDA) tools for rapid development and design space exploration. Additionally, incorporating technology-dependent variability into system-level simulations is critical to accurately assess the impact on system reliability and performance. To bridge this gap, we propose RRAMulator, a field-programmable gate array (FPGA) based hardware emulator for RRAM crossbar array. To avoid the complex device models capturing the nonlinear current–voltage (IV) relationships that degrade emulation speed and increase hardware utilization, we propose a device and variability modeling approach based on device measurements. We deploy look-up tables (LUTs) for device modeling and use the multivariate kernel density estimation (KDE) method to augment existing data, extending data variety and avoiding repetitive data usage. The proposed emulator achieves cycle-accurate, real-time emulations and provides information such as latency and energy consumption for matrix mapping and vector–matrix multiplications (VMMs). Experimental results show a significant reduction in emulation time compared to conventional behavioral simulations. Additionally, an RRAM-based discrete Fourier transform (DFT) accelerator is analyzed as a case study featuring a range of in-depth system assessments.</abstract>
    <parentTitle language="eng">Microelectronics Reliability</parentTitle>
    <identifier type="doi">10.1016/j.microrel.2025.115630</identifier>
    <identifier type="issn">0026-2714</identifier>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T04:15:34Z","timestamp":1742789734668,"version":"3.40.2"},"reference-count":35,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T00:00:00Z","timestamp":1741305600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100010571","name":"Federal Ministry of Education and Research Berlin Office","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010571","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16KISK026"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1016\/j.microrel.2025.115630","type":"journal-article","created":{"date-parts":[[2025,3,12]],"date-time":"2025-03-12T23:07:21Z","timestamp":1741820841000},"page":"115630","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["RRAMulator: An efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation"],"prefix":"10.1016","volume":"168","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3871-6464","authenticated-orcid":false,"given":"Fabian Luis","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"Fukun","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0212-259X","authenticated-orcid":false,"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5205-0398","authenticated-orcid":false,"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.microrel.2025.115630_b1","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","article-title":"Efficient processing of deep neural networks: A tutorial and survey","volume":"105","author":"Sze","year":"2017","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.microrel.2025.115630_b2","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MCAS.2021.3092533","article-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","volume":"21","author":"Yu","year":"2021","journal-title":"IEEE Circuits Syst. Mag."},{"key":"10.1016\/j.microrel.2025.115630_b3","doi-asserted-by":"crossref","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","article-title":"Metal\u2013oxide RRAM","volume":"100","author":"Wong","year":"2012","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.microrel.2025.115630_b4","doi-asserted-by":"crossref","unstructured":"L. Upton, A. Levy, M. Scott, D. Rich, W. Khwa, Y. Chih, M. Chang, S. Mitra, P. Raina, B. Murmann, EMBER: A 100 MHz, 0.86 mm2, Multiple-Bits-per-Cell RRAM Macro in 40 nm CMOS with Compact Peripherals and 1.0 pJ\/bit Read Circuitry, in: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference, ESSCIRC, 2023, pp. 469\u2013472.","DOI":"10.1109\/ESSCIRC59616.2023.10268807"},{"key":"10.1016\/j.microrel.2025.115630_b5","doi-asserted-by":"crossref","unstructured":"M. Hu, J. Strachan, Z. Li, E. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J. Yang, R. Williams, Dot-Product Engine for Neuromorphic Computing: Programming 1T1M Crossbar to Accelerate Matrix\u2013vector Multiplication, in: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference, DAC, 2016, pp. 1\u20136.","DOI":"10.1145\/2897937.2898010"},{"key":"10.1016\/j.microrel.2025.115630_b6","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","article-title":"Fully hardware-implemented memristor convolutional neural network","volume":"577","author":"Yao","year":"2020","journal-title":"Nature"},{"key":"10.1016\/j.microrel.2025.115630_b7","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1038\/s41586-022-04992-8","article-title":"A compute-in-memory chip based on resistive random-access memory","volume":"608","author":"Wan","year":"2022","journal-title":"Nature"},{"key":"10.1016\/j.microrel.2025.115630_b8","doi-asserted-by":"crossref","unstructured":"X. Li, B. Gao, B. Lin, R. Yu, H. Zhao, Z. Wang, Q. Qin, J. Tang, Q. Zhang, X. Li, Z. Hao, X. Li, D. Kong, L. Ma, N. Deng, H. Qian, H. Wu, First Demonstration of Homomorphic Encryption using Multi-Functional RRAM Arrays with a Novel Noise-Modulation Scheme, in: 2022 International Electron Devices Meeting, IEDM, 2022, pp. 33.5.1\u201333.5.4.","DOI":"10.1109\/IEDM45625.2022.10019409"},{"key":"10.1016\/j.microrel.2025.115630_b9","doi-asserted-by":"crossref","unstructured":"J. Wen, A. Baroni, E. Perez, M. Uhlmann, M. Fritscher, K. KrishneGowda, M. Ulbricht, C. Wenger, M. Krstic, Towards Reliable and Energy-Efficient RRAM Based Discrete Fourier Transform Accelerator, in: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE, 2024, pp. 1\u20136.","DOI":"10.23919\/DATE58400.2024.10546709"},{"year":"2024","series-title":"Roadmap to neuromorphic computing with emerging technologies","author":"Mehonic","key":"10.1016\/j.microrel.2025.115630_b10"},{"key":"10.1016\/j.microrel.2025.115630_b11","first-page":"4862","article-title":"Design flow for hybrid CMOS\/Memristor systems\u2014Part I: Modeling and verification steps","volume":"68","author":"Maheshwari","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"10.1016\/j.microrel.2025.115630_b12","article-title":"Toward reliable compact modeling of multilevel 1T-1r RRAM devices for neuromorphic systems","volume":"10","author":"P\u00e9rez-Bosch Quesada","year":"2021","journal-title":"Electron."},{"key":"10.1016\/j.microrel.2025.115630_b13","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/JEDS.2019.2931769","article-title":"Toward reliable multi-level operation in RRAM arrays: Improving post-algorithm stability and assessing endurance\/data retention","volume":"7","author":"P\u00e9rez","year":"2019","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.microrel.2025.115630_b14","doi-asserted-by":"crossref","unstructured":"D. Reiser, M. Reichenbach, T. Rizzi, A. Baroni, M. Fritscher, C. Wenger, C. Zambelli, D. Bertozzi, Technology-Aware Drift Resilience Analysis of RRAM Crossbar Array Configurations, in: 2023 21st IEEE Interregional NEWCAS Conference, NEWCAS, 2023, pp. 1\u20135.","DOI":"10.1109\/NEWCAS57931.2023.10198076"},{"key":"10.1016\/j.microrel.2025.115630_b15","doi-asserted-by":"crossref","unstructured":"J. Wen, A. Baroni, E. Perez, M. Ulbricht, C. Wenger, M. Krstic, Evaluating Read Disturb Effect on RRAM based AI Accelerator with Multilevel States and Input Voltages, in: 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, 2022, pp. 1\u20136.","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"10.1016\/j.microrel.2025.115630_b16","doi-asserted-by":"crossref","first-page":"2009","DOI":"10.1109\/TED.2023.3244509","article-title":"Experimental assessment of multilevel RRAM-based vector-matrix multiplication operations for in-memory computing","volume":"70","author":"Quesada","year":"2023","journal-title":"IEEE Trans. Electron. Devices"},{"key":"10.1016\/j.microrel.2025.115630_b17","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/TDMR.2023.3259015","article-title":"Process-voltage-temperature variations assessment in energy-aware resistive RAM-based FPGAs","volume":"23","author":"Rizzi","year":"2023","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.microrel.2025.115630_b18","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1007\/s10836-021-05968-8","article-title":"Review of manufacturing process defects and their effects on memristive devices","volume":"37","author":"Poehls","year":"2021","journal-title":"J. Electron. Test."},{"key":"10.1016\/j.microrel.2025.115630_b19","doi-asserted-by":"crossref","unstructured":"M. Fieback, L. P\u00f6hls, Lifecycle Management of Emerging Memories, in: 2024 IEEE European Test Symposium, ETS, 2024, pp. 1\u20136.","DOI":"10.1109\/ETS61313.2024.10567697"},{"key":"10.1016\/j.microrel.2025.115630_b20","doi-asserted-by":"crossref","unstructured":"J. Wen, F. Vargas, F. Zhu, D. Reiser, A. Baroni, M. Fritscher, E. Perez, M. Reichenbach, C. Wenger, M. Krstic, Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment, in: 2024 IEEE 25th Latin American Test Symposium, LATS, 2024, pp. 1\u20136.","DOI":"10.1109\/LATS62223.2024.10534601"},{"key":"10.1016\/j.microrel.2025.115630_b21","doi-asserted-by":"crossref","unstructured":"J. Wen, M. Ulbricht, E. Perez, X. Fan, M. Krstic, Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment, in: 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS, 2021, pp. 29\u201332.","DOI":"10.1109\/DDECS52668.2021.9417070"},{"key":"10.1016\/j.microrel.2025.115630_b22","doi-asserted-by":"crossref","unstructured":"X. Peng, S. Huang, Y. Luo, X. Sun, S. Yu, DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies, in: 2019 IEEE International Electron Devices Meeting, IEDM, 2019, pp. 32.5.1\u201332.5.4.","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"10.1016\/j.microrel.2025.115630_b23","doi-asserted-by":"crossref","first-page":"5098","DOI":"10.1109\/TNNLS.2018.2791458","article-title":"Experimental study of artificial neural networks using a digital memristor simulator","volume":"29","author":"Ntinas","year":"2018","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"key":"10.1016\/j.microrel.2025.115630_b24","doi-asserted-by":"crossref","first-page":"174280","DOI":"10.1109\/ACCESS.2019.2957300","article-title":"Digital emulation of a versatile memristor with speech encryption application","volume":"7","author":"Tolba","year":"2019","journal-title":"IEEE Access."},{"key":"10.1016\/j.microrel.2025.115630_b25","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1109\/TCAD.2018.2889670","article-title":"An FPGA-based hardware emulator for neuromorphic chip with RRAM","volume":"39","author":"Luo","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.microrel.2025.115630_b26","doi-asserted-by":"crossref","unstructured":"Y. Shi, Y. Sun, J. Jiang, G. He, Q. Wang, N. Jing, Fast FPGA-Based Emulation for ReRAM-Enabled Deep Neural Network Accelerator, in: 2021 IEEE International Symposium on Circuits and Systems, ISCAS, 2021, pp. 1\u20135.","DOI":"10.1109\/ISCAS51556.2021.9401762"},{"key":"10.1016\/j.microrel.2025.115630_b27","doi-asserted-by":"crossref","DOI":"10.1145\/3517812","article-title":"NORM: An FPGA-based non-volatile memory emulation framework for intermittent computing","volume":"18","author":"Ruffini","year":"2022","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"10.1016\/j.microrel.2025.115630_b28","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/LES.2023.3299202","article-title":"NvMISC: Toward an FPGA-based emulation platform for RISC-V and nonvolatile memories","volume":"15","author":"Zhao","year":"2023","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10.1016\/j.microrel.2025.115630_b29","first-page":"500","article-title":"Prototyping reconfigurable RRAM-based AI accelerators using the RISC-v ecosystem and digital twins","author":"Fritscher","year":"2023","journal-title":"High Perform. Comput."},{"key":"10.1016\/j.microrel.2025.115630_b30","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1126\/science.ade3483","article-title":"Edge learning using a fully integrated neuro-inspired memristor chip","volume":"381","author":"Zhang","year":"2023","journal-title":"Sci."},{"key":"10.1016\/j.microrel.2025.115630_b31","doi-asserted-by":"crossref","unstructured":"M. Uhlmann, T. Rizzi, J. Wen, E. P\u00e9rez-Bosch Quesada, B. Al Beattie, K. Ochs, E. P\u00e9rez, P. Ostrovskyy, C. Carta, C. Wenger, G. Kahmen, LUT-based RRAM Model for Neural Accelerator Circuit Simulation, in: Proceedings of the 18th ACM International Symposium on Nanoscale Architectures, 2024.","DOI":"10.1145\/3611315.3633273"},{"key":"10.1016\/j.microrel.2025.115630_b32","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/TDMR.2022.3182133","article-title":"Low conductance state drift characterization and mitigation in resistive switching memories (RRAM) for artificial neural networks","volume":"22","author":"Baroni","year":"2022","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.microrel.2025.115630_b33","doi-asserted-by":"crossref","unstructured":"E. Brum, M. Fieback, T. Copetti, H. Jiayi, S. Hamdioui, F. Vargas, L. Poehls, Evaluating the Impact of Process Variation on RRAMs, in: 2021 IEEE 22nd Latin American Test Symposium, LATS, 2021, pp. 1\u20136.","DOI":"10.1109\/LATS53581.2021.9651789"},{"key":"10.1016\/j.microrel.2025.115630_b34","doi-asserted-by":"crossref","first-page":"2795","DOI":"10.1109\/78.324744","article-title":"Nonparametric multivariate density estimation: A comparative study","volume":"42","author":"Hwang","year":"1994","journal-title":"IEEE Trans. Signal Process."},{"key":"10.1016\/j.microrel.2025.115630_b35","series-title":"Proceedings of the 43rd International Symposium on Computer Architecture","first-page":"14","article-title":"ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee","year":"2016"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271425000435?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271425000435?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T02:48:28Z","timestamp":1742784508000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271425000435"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":35,"alternative-id":["S0026271425000435"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2025.115630","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2025,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"RRAMulator: An efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.microrel.2025.115630","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2025 The Authors. Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"115630"}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">journal-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://www.elsevier.com/tdm/userlicense/1.0/</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorIdentifierOrcid_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorIdentifierOrcid_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorIdentifierOrcid_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorIdentifierOrcid_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorIdentifierOrcid_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorIdentifierOrcid_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorIdentifierOrcid_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorIdentifierOrcid_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorIdentifierOrcid_10,PublisherName,TitleMain_1,Language,TitleParent_1,ArticleNumber,Volume,PublishedYear,IdentifierIssn,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <submitter>
      <firstName>Wenger</firstName>
      <lastName>Christian</lastName>
    </submitter>
    <author>
      <firstName>Fabian Luis</firstName>
      <lastName>Vargas</lastName>
    </author>
    <author>
      <firstName>Fukun</firstName>
      <lastName>Zhu</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Perez</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
</export-example>
