<?xml version="1.0" encoding="utf-8"?>
<export-example>
  <doc>
    <id>34338</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>6</pageLast>
    <pageNumber>6</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject_ref</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-10-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">Towards reliable and energy-efficient RRAM based discrete fourier transform accelerator</title>
    <abstract language="eng">The Discrete Fourier Transform (DFT) holds a prominent place in the field of signal processing. The development of DFT accelerators in edge devices requires high energy efficiency due to the limited battery capacity. In this context, emerging devices such as resistive RAM (RRAM) provide a promising solution. They enable the design of high-density crossbar arrays and facilitate massively parallel and in situ computations within memory. However, the reliability and performance of the RRAM-based systems are compromised by the device non-idealities, especially when executing DFT computations that demand high precision. In this paper, we propose a novel adaptive variability-aware crossbar mapping scheme to address the computational errors caused by the device variability. To quantitatively assess the impact of variability in a communication scenario, we implemented an end-to-end simulation framework integrating the modulation and demodulation schemes. When combining the presented mapping scheme with an optimized architecture to compute DFT and inverse DFT(IDFT), compared to the state-of-the-art architecture, our simulation results demonstrate energy and area savings of up to 57 % and 18 %, respectively. Meanwhile, the DFT matrix mapping error is reduced by 83% compared to conventional mapping. In a case study involving 16-quadrature amplitude modulation (QAM), with the optimized architecture prioritizing energy efficiency, we observed a bit error rate (BER) reduction from 1.6e-2 to 7.3e-5. As for the conventional architecture, the BER is optimized from 2.9e-3 to zero.</abstract>
    <parentTitle language="eng">2024 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</parentTitle>
    <identifier type="doi">10.23919/DATE58400.2024.10546709</identifier>
    <identifier type="isbn">978-3-9819263-8-5</identifier>
    <identifier type="isbn">979-8-3503-4860-6</identifier>
    <identifier type="issn">1558-1101</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T00:23:10Z","timestamp":1723767790353},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research (BMBF, Germany)","doi-asserted-by":"publisher","award":["16KISK020K"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546709","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Towards Reliable and Energy-Efficient RRAM Based Discrete Fourier Transform Accelerator"],"prefix":"10.23919","author":[{"given":"Jianan","family":"Wen","sequence":"first","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Max","family":"Uhlmann","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Karthik","family":"KrishneGowda","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-38021-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2825145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3243569"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3072868"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2022.3214409"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"first-page":"1","article-title":"SWIPE: Enhancing Robustness of ReRAM Crossbars for In-memory computing","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Gonugondla","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137266"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/EuMC54642.2022.9924402"}],"event":{"name":"2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation &amp;amp;amp; Test in Europe Conference &amp;amp;amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546709.pdf?arnumber=10546709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:32:08Z","timestamp":1723696328000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":16,"URL":"http:\/\/dx.doi.org\/10.23919\/date58400.2024.10546709","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Valencia, Spain</enrichment>
    <enrichment key="ConferenceTitle">2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Perez</lastName>
    </author>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <author>
      <firstName>Karthik</firstName>
      <lastName>KrishneGowda</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Ulbricht</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>33667</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst/>
    <pageLast/>
    <pageNumber>6</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-06-05</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment</title>
    <abstract language="eng">Emerging device technologies such as resistive RAM (RRAM) are increasingly recognized in enhancing system performance, particularly in applications demanding extensive vector-matrix multiplications (VMMs) with high parallelism. However, a significant limitation in current electronics design automation (EDA) tools is their lack of support for rapid prototyping, design space exploration, and the integration of inherent process-dependent device variability into system-level simulations, which is essential for assessing system reliability. To address this gap, we introduce a field-programmable gate array (FPGA) based emulation approach for RRAM crossbars featuring cycle-accurate emulations in real time without relying on complex device models. Our approach is based on pre-generated look-up tables (LUTs) to accurately represent the RRAM device behavior. To efficiently model the device variability at the system level, we propose using the multivariate kernel density estimation (KDE) method to augment the measured RRAM data. The proposed emulator allows precise latency determination for matrix mapping and computation operations. Meanwhile, by coupling with the NeuroSim framework, the corresponding energy consumption can be estimated. In addition to facilitating a range of in-depth system assessments, experimental results suggest a remarkable reduction of emulation time compared to the classic behavioral simulation.</abstract>
    <parentTitle language="eng">2024 IEEE 25th Latin American Test Symposium (LATS)</parentTitle>
    <identifier type="doi">10.1109/LATS62223.2024.10534601</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T00:27:56Z","timestamp":1717028876029},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,9]]},"DOI":"10.1109\/lats62223.2024.10534601","type":"proceedings-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T17:35:14Z","timestamp":1716917714000},"source":"Crossref","is-referenced-by-count":0,"title":["Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment"],"prefix":"10.1109","author":[{"given":"Jianan","family":"Wen","sequence":"first","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Fabian Luis","family":"Vargas","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Fukun","family":"Zhu","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[{"name":"University of Rostock,Rostock,Germany"}]},{"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"University of Rostock,Rostock,Germany"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut f&amp;#x00FC;r Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3122343"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10060645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATS53581.2021.9651789"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405210"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198076"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3611315.3633273"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-40843-4_37"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401762"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2931769"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2022.3182133"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/78.324744"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"}],"event":{"name":"2024 IEEE 25th Latin American Test Symposium (LATS)","location":"Maceio, Brazil","start":{"date-parts":[[2024,4,9]]},"end":{"date-parts":[[2024,4,12]]}},"container-title":["2024 IEEE 25th Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10534343\/10534590\/10534601.pdf?arnumber=10534601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T04:41:42Z","timestamp":1716957702000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10534601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,9]]},"references-count":21,"URL":"http:\/\/dx.doi.org\/10.1109\/lats62223.2024.10534601","relation":{},"subject":[],"published":{"date-parts":[[2024,4,9]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PublishedYear,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Maceio, Brazil</enrichment>
    <enrichment key="ConferenceTitle">2024 IEEE 25th Latin American Test Symposium (LATS)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Fabian Luis</firstName>
      <lastName>Vargas</lastName>
    </author>
    <author>
      <firstName>Fukun</firstName>
      <lastName>Zhu</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Pérez</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>34329</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst/>
    <pageLast/>
    <pageNumber>13</pageNumber>
    <edition/>
    <issue>1</issue>
    <volume>14</volume>
    <type>articler</type>
    <publisherName>Springer Science and Business Media LLC</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-10-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">A flexible and fast digital twin for RRAM systems applied for training resilient neural networks</title>
    <abstract language="eng">Resistive Random Access Memory (RRAM) has gained considerable momentum due to its non-volatility and energy efficiency. Material and device scientists have been proposing novel material stacks that can mimic the “ideal memristor” which can deliver performance, energy efficiency, reliability and accuracy. However, designing RRAM-based systems is challenging. Engineering a new material stack, designing a device, and experimenting takes significant time for material and device researchers. Furthermore, the acceptability of the device is ultimately decided at the system level. We see a gap here where there is a need for facilitating material and device researchers with a “push button” modeling framework that allows to evaluate the efficacy of the device at system level during early device design stages. Speed, accuracy, and adaptability are the fundamental requirements of this modelling framework. In this paper, we propose a digital twin (DT)-like modeling framework that automatically creates RRAM device models from device measurement data. Furthermore, the model incorporates the peripheral circuit to ensure accurate energy and performance evaluations. We demonstrate the DT generation and DT usage for multiple RRAM technologies and applications and illustrate the achieved performance of our GPU implementation. We conclude with the application of our modeling approach to measurement data from two distinct fabricated devices, validating its effectiveness in a neural network processing an Electrocardiogram (ECG) dataset and incorporating Fault Aware Training (FAT).</abstract>
    <parentTitle language="eng">Scientific Reports</parentTitle>
    <identifier type="doi">10.1038/s41598-024-73439-z</identifier>
    <identifier type="issn">2045-2322</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:14:12Z","timestamp":1728620052786},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T00:00:00Z","timestamp":1728518400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T00:00:00Z","timestamp":1728518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["441921944","422738993"],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16ES1128K","16KISK026","16ME0386","16ME0398K"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16ME0399"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci Rep"],"DOI":"10.1038\/s41598-024-73439-z","type":"journal-article","created":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T08:02:15Z","timestamp":1728547335000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A flexible and fast digital twin for RRAM systems applied for training resilient neural networks"],"prefix":"10.1038","volume":"14","author":[{"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[]},{"given":"Simranjeet","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Tommaso","family":"Rizzi","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[]},{"given":"Maen","family":"Mallah","sequence":"additional","affiliation":[]},{"given":"David","family":"Hartmann","sequence":"additional","affiliation":[]},{"given":"Ankit","family":"Bende","sequence":"additional","affiliation":[]},{"given":"Tim","family":"Kempen","sequence":"additional","affiliation":[]},{"given":"Max","family":"Uhlmann","sequence":"additional","affiliation":[]},{"given":"Gerhard","family":"Kahmen","sequence":"additional","affiliation":[]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[]},{"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Menzel","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,10,10]]},"reference":[{"key":"73439_CR1","doi-asserted-by":"publisher","first-page":"1700561","DOI":"10.1002\/aelm.201700561","volume":"4","author":"W Banerjee","year":"2018","unstructured":"Banerjee, W. et al. Design of CMOS compatible, high-speed, highly-stable complementary switching with multilevel operation in 3D vertically stacked novel HfO2\/Al2O3\/TiOx (HAT) RRAM. Adv. Electron. Mater. 4, 1700561 (2018).","journal-title":"Adv. Electron. Mater."},{"key":"73439_CR2","doi-asserted-by":"crossref","unstructured":"Fritscher, M. et al. Simulating large neural networks embedding MLC RRAM as weight storage considering device variations. In 2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS), 1\u20134 (IEEE, 2021).","DOI":"10.1109\/LASCAS51355.2021.9459159"},{"key":"73439_CR3","doi-asserted-by":"crossref","unstructured":"Fritscher, M. et al. Prototyping reconfigurable RRAM-based AI accelerators using the RISC-V ecosystem and digital twins. In International Conference on High Performance Computing, 500\u2013514 (Springer, 2023).","DOI":"10.1007\/978-3-031-40843-4_37"},{"key":"73439_CR4","doi-asserted-by":"publisher","first-page":"4397","DOI":"10.1109\/TED.2021.3097975","volume":"68","author":"BQ Le","year":"2021","unstructured":"Le, B. Q. et al. Radar: A fast and energy-efficient programming technique for multiple bits-per-cell RRAM arrays. IEEE Trans. Electron Devices 68, 4397\u20134403 (2021).","journal-title":"IEEE Trans. Electron Devices"},{"key":"73439_CR5","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JEDS.2016.2618425","volume":"5","author":"GA P\u00e9rez","year":"2016","unstructured":"P\u00e9rez, G. A., Zambelli, C., Olivo, P. &amp; Wenger, C. Impact of the incremental programming algorithm on the filament conduction in HfO2-based RRAM arrays. IEEE J. Electron Devices Soc. 5, 64\u201368 (2016).","journal-title":"IEEE J. Electron Devices Soc."},{"key":"73439_CR6","doi-asserted-by":"crossref","unstructured":"Zahid, U., Gambardella, G., Fraser, N.\u00a0J., Blott, M. &amp; Vissers, K. Fat: Training neural networks for reliable inference under hardware faults. In 2020 IEEE Int. Test Conf. (ITC), 1\u201310 (IEEE, 2020).","DOI":"10.1109\/ITC44778.2020.9325249"},{"key":"73439_CR7","doi-asserted-by":"publisher","first-page":"2306","DOI":"10.1109\/TCAD.2020.3043731","volume":"40","author":"X Peng","year":"2020","unstructured":"Peng, X., Huang, S., Jiang, H., Lu, A. &amp; Yu, S. DNN+ NeuroSim V2. 0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 40, 2306\u20132319 (2020).","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"73439_CR8","doi-asserted-by":"publisher","first-page":"1121","DOI":"10.1007\/s10825-017-1101-9","volume":"16","author":"D Ielmini","year":"2017","unstructured":"Ielmini, D. &amp; Milo, V. Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications. J. Comp. Electron. 16, 1121\u20131143 (2017).","journal-title":"J. Comp. Electron."},{"key":"73439_CR9","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/TNANO.2015.2411774","volume":"14","author":"S Tappertzhofen","year":"2015","unstructured":"Tappertzhofen, S. et al. Modeling of quantized conductance effects in electrochemical metallization cells. IEEE Trans. Nanotechnol. 14, 505\u2013512 (2015).","journal-title":"IEEE Trans. Nanotechnol."},{"key":"73439_CR10","doi-asserted-by":"publisher","first-page":"1884","DOI":"10.1109\/TED.2016.2545412","volume":"63","author":"Z Jiang","year":"2016","unstructured":"Jiang, Z. et al. A compact model for metal-oxide resistive random access memory with experiment verification. IEEE Trans. Electron. Devices 63, 1884\u20131892 (2016).","journal-title":"IEEE Trans. Electron. Devices"},{"key":"73439_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/s11671-017-2419-8","volume":"13","author":"D Panda","year":"2018","unstructured":"Panda, D., Sahu, P. P. &amp; Tseng, T. Y. A collective study on modeling and simulation of resistive random access memory. Nanoscale Res. Lett. 13, 1\u201348 (2018).","journal-title":"Nanoscale Res. Lett."},{"key":"73439_CR12","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y. &amp; Jouppi, N. P. Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31, 994\u20131007\u00a0(2012).","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"73439_CR13","first-page":"28","volume":"27","author":"N Muralimanohar","year":"2009","unstructured":"Muralimanohar, N., Balasubramonian, R. &amp; Jouppi, N. P. Cacti 6.0: A tool to model large caches. HP Lab. 27, 28 (2009).","journal-title":"HP Lab."},{"key":"73439_CR14","doi-asserted-by":"crossref","unstructured":"Peng, X., Huang, S., Luo, Y., Sun, X. &amp; Yu, S. DNN + Neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In 2019 IEEE International Electron Devices Meeting (IEDM), 32\u20135 (IEEE, 2019).","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"73439_CR15","doi-asserted-by":"publisher","first-page":"3067","DOI":"10.1109\/TCAD.2018.2789723","volume":"37","author":"P-Y Chen","year":"2018","unstructured":"Chen, P.-Y., Peng, X. &amp; Yu, S. Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37, 3067\u20133080 (2018).","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"73439_CR16","unstructured":"Paszke, A. et al. Pytorch: An imperative style, high-performance deep learning library. In Advances in Neural Information Processing Systems Vol. 32, 8024\u20138035 (Curran Associates, Inc., 2019)."},{"key":"73439_CR17","doi-asserted-by":"crossref","unstructured":"Zhu, Z. et al. Mnsim 2.0: A behavior-level modeling tool for memristor-based neuromorphic computing systems. In Proceedings of the 2020 on Great Lakes Symposium on VLSI, 83\u201388 (2020).","DOI":"10.1145\/3386263.3407647"},{"key":"73439_CR18","doi-asserted-by":"crossref","unstructured":"Lin, M.-Y. et al. Dl-rsim: A simulation framework to enable reliable reram-based accelerators for deep learning. In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 1\u20138 (2018).","DOI":"10.1145\/3240765.3240800"},{"key":"73439_CR19","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1016\/j.neucom.2022.02.043","volume":"485","author":"C Lammie","year":"2022","unstructured":"Lammie, C., Xiang, W., Linares-Barranco, B. &amp; Azghadi, M. R. Memtorch: An open-source simulation framework for memristive deep learning systems. Neurocomputing 485, 124\u2013133 (2022).","journal-title":"Neurocomputing"},{"key":"73439_CR20","first-page":"786","volume":"62","author":"S Kvatinsky","year":"2015","unstructured":"Kvatinsky, S., Ramadan, M., Friedman, E. G. &amp; Kolodny, A. Vteam: A general model for voltage-controlled memristors. IEEE Trans. Circuits Syst. II Express Briefs 62, 786\u2013790 (2015).","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"73439_CR21","doi-asserted-by":"publisher","first-page":"3151","DOI":"10.1109\/TCAD.2018.2791468","volume":"37","author":"I Messaris","year":"2018","unstructured":"Messaris, I. et al. A data-driven verilog-a reram model. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37, 3151\u20133162 (2018).","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"73439_CR22","doi-asserted-by":"crossref","unstructured":"Waterman, A. et al. The risc-v instruction set manual. Volume I: User-Level ISA, version 2, 1\u201379 (2014).","DOI":"10.21236\/ADA605735"},{"key":"73439_CR23","doi-asserted-by":"crossref","unstructured":"Gaba, S., Knag, P., Zhang, Z. &amp; Lu, W. Memristive devices for stochastic computing. In 2014 IEEE Int. Symp. on Circuits and Systems (ISCAS), 2592\u20132595 (IEEE, 2014).","DOI":"10.1109\/ISCAS.2014.6865703"},{"key":"73439_CR24","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.mee.2019.05.004","volume":"214","author":"E P\u00e9rez","year":"2019","unstructured":"P\u00e9rez, E. et al. Analysis of the statistics of device-to-device and cycle-to-cycle variability in tin\/Ti\/Al: HfO2\/tin RRAMS. Microelectron. Eng. 214, 104\u2013109 (2019).","journal-title":"Microelectron. Eng."},{"key":"73439_CR25","doi-asserted-by":"crossref","unstructured":"Milo, V. et al. Multilevel hfo2-based rram devices for low-power neuromorphic networks. APL Mater. 7 (2019).","DOI":"10.1063\/1.5108650"},{"key":"73439_CR26","doi-asserted-by":"crossref","unstructured":"Bende, A. et al. Experimental validation of memristor-aided logic using 1t1r tao x rram crossbar array. In 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID), 565\u2013570 (IEEE, 2024).","DOI":"10.1109\/VLSID60093.2024.00100"},{"key":"73439_CR27","doi-asserted-by":"crossref","unstructured":"Wu, L. et al. Study on high-resistance state instability of TaOx-based RRAM. In 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 1\u20133 (2018).","DOI":"10.1109\/ICSICT.2018.8565770"},{"key":"73439_CR28","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/LED.2016.2630044","volume":"38","author":"X Li","year":"2017","unstructured":"Li, X., Wu, H., Gao, B., Deng, N. &amp; Qian, H. Short time high-resistance state instability of TaOx-based RRAM devices. IEEE Electron Device Lett. 38, 32\u201335 (2017).","journal-title":"IEEE Electron Device Lett."},{"key":"73439_CR29","unstructured":"Sobel, I. An isotropic 3x3 image gradient operator. Presentation at Stanford A.I. Project 1968 (2014)."},{"key":"73439_CR30","doi-asserted-by":"publisher","first-page":"1368","DOI":"10.1166\/jmihi.2018.2442","volume":"8","author":"F Liu","year":"2018","unstructured":"Liu, F. et al. An open access database for evaluating the algorithms of electrocardiogram rhythm and morphology abnormality detection. J. Med. Imaging Health Inform. 8, 1368\u20131373 (2018).","journal-title":"J. Med. Imaging Health Inform."},{"key":"73439_CR31","doi-asserted-by":"publisher","first-page":"2693","DOI":"10.1109\/TED.2021.3072868","volume":"68","author":"E Perez","year":"2021","unstructured":"Perez, E., Mahadevaiah, M. K., Quesada, E.P.-B. &amp; Wenger, C. Variability and energy consumption tradeoffs in multilevel programming of RRAM arrays. IEEE Trans. Electron Devices 68, 2693\u20132698 (2021).","journal-title":"IEEE Trans. Electron Devices"},{"key":"73439_CR32","doi-asserted-by":"crossref","unstructured":"Kempen, T., Waser, R. &amp; Rana, V. 50x endurance improvement in TaOx RRAM by extrinsic doping. In IEEE Int. Memory Workshop (IMW), 1\u20134 (2021).","DOI":"10.1109\/IMW51353.2021.9439591"},{"key":"73439_CR33","unstructured":"NVIDIA. H100 datasheet. https:\/\/www.nvidia.com\/en-us\/data-center\/h100\/ (2023)."},{"key":"73439_CR34","unstructured":"AMD. High performance computing (hpc) tuning guide for amd epyc 9004 series processors. https:\/\/www.amd.com\/ (2024)."},{"key":"73439_CR35","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1002\/(SICI)1097-024X(199604)26:4&lt;427::AID-SPE20&gt;3.0.CO;2-H","volume":"26","author":"G Graefe","year":"1996","unstructured":"Graefe, G. Iterators, schedulers, and distributed-memory parallelism. Softw. Pract. Exp. 26, 427\u2013452 (1996).","journal-title":"Softw. Pract. Exp."},{"key":"73439_CR36","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1017\/S0956796809007291","volume":"19","author":"J Gibbons","year":"2009","unstructured":"Gibbons, J. &amp; Oliveira, B. C. D. S. The essence of the iterator pattern. J. Funct. Program. 19, 377\u2013402 (2009).","journal-title":"J. Funct. Program."},{"key":"73439_CR37","doi-asserted-by":"publisher","first-page":"3408","DOI":"10.1021\/acs.jcim.0c00451","volume":"60","author":"X Gao","year":"2020","unstructured":"Gao, X., Ramezanghorbani, F., Isayev, O., Smith, J. S. &amp; Roitberg, A. E. TorchANI: a free and open source PyTorch-based deep learning implementation of the ANI neural network potentials. J. Chem. Inf. Model. 60, 3408\u20133415 (2020).","journal-title":"J. Chem. Inf. Model."},{"key":"73439_CR38","unstructured":"Yin, P. et al. Understanding straight-through estimator in training activation quantized neural nets. arXiv preprint arXiv:1903.05662 (2019)."}],"container-title":["Scientific Reports"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.nature.com\/articles\/s41598-024-73439-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-024-73439-z","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-024-73439-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T08:04:33Z","timestamp":1728547473000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.nature.com\/articles\/s41598-024-73439-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":38,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2024,12]]}},"alternative-id":["73439"],"URL":"http:\/\/dx.doi.org\/10.1038\/s41598-024-73439-z","relation":{},"ISSN":["2045-2322"],"issn-type":[{"value":"2045-2322","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"assertion":[{"value":"9 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 September 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 October 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"23695"}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">journal-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://creativecommons.org/licenses/by-nc-nd/4.0</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorFirstName_11,PersonAuthorLastName_11,PersonAuthorFirstName_12,PersonAuthorLastName_12,PersonAuthorFirstName_13,PersonAuthorLastName_13,PersonAuthorFirstName_14,PersonAuthorLastName_14,PersonAuthorFirstName_15,PersonAuthorLastName_15,PersonAuthorFirstName_16,PersonAuthorLastName_16,PersonAuthorFirstName_17,PersonAuthorLastName_17,PersonAuthorFirstName_18,PersonAuthorLastName_18,PublisherName,TitleMain_1,Language,TitleParent_1,ArticleNumber,Issue,Volume,PublishedYear,IdentifierIssn,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Simranjeet</firstName>
      <lastName>Singh</lastName>
    </author>
    <author>
      <firstName>Tommaso</firstName>
      <lastName>Rizzi</lastName>
    </author>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Maen</firstName>
      <lastName>Mallah</lastName>
    </author>
    <author>
      <firstName>David</firstName>
      <lastName>Hartmann</lastName>
    </author>
    <author>
      <firstName>Ankit</firstName>
      <lastName>Bende</lastName>
    </author>
    <author>
      <firstName>Tim</firstName>
      <lastName>Kempen</lastName>
    </author>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <author>
      <firstName>Gerhard</firstName>
      <lastName>Kahmen</lastName>
    </author>
    <author>
      <firstName>Dietmar</firstName>
      <lastName>Fey</lastName>
    </author>
    <author>
      <firstName>Vikas</firstName>
      <lastName>Rana</lastName>
    </author>
    <author>
      <firstName>Stephan</firstName>
      <lastName>Menzel</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <author>
      <firstName>Farhad</firstName>
      <lastName>Merchant</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Neural network</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>digital twin</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>34333</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>592</pageFirst>
    <pageLast>592</pageLast>
    <pageNumber>1</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject_ref</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-10-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">From device to application - integrating RRAM Accelerator Blocks into large AI systems</title>
    <abstract language="eng">This work provides an introduction to design methodologies for RRAM-based systems. We illustrate the impact of device variation on the performance of neural networks and propose a circuit-level integration approach for RRAM-based compute blocks. Moreover, we demonstrate a possible architectural integration by incorporating RRAM-based VMM blocks fabricated in a 130 nm CMOS process into a RISC-V.</abstract>
    <parentTitle language="eng">2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</parentTitle>
    <identifier type="doi">10.1109/ISVLSI61997.2024.00111</identifier>
    <identifier type="isbn">979-8-3503-5411-9</identifier>
    <identifier type="isbn">979-8-3503-5412-6</identifier>
    <identifier type="issn">2159-3477</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:17:12Z","timestamp":1727410632875},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"BMBF","doi-asserted-by":"publisher","award":["16ES1128K,16KISK026"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004807","name":"DFG","doi-asserted-by":"publisher","award":["536099247"],"id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,1]]},"DOI":"10.1109\/isvlsi61997.2024.00111","type":"proceedings-article","created":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T17:27:50Z","timestamp":1727285270000},"page":"592-592","source":"Crossref","is-referenced-by-count":0,"title":["From Device to Application - Integrating RRAM Accelerator Blocks into Large AI Systems"],"prefix":"10.1109","author":[{"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1038\/s41586-023-06337-5"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-031-40843-4_37"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/LASCAS51355.2021.9459159"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCSI.2018.2872455"},{"year":"2023","author":"Naveed","journal-title":"arXiv preprint","article-title":"A comprehensive overview of large language models","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCA.2016.12"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JPROC.2017.2761740"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/3386263.3407647"}],"event":{"name":"2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2024,7,1]]},"location":"Knoxville, TN, USA","end":{"date-parts":[[2024,7,3]]}},"container-title":["2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10682594\/10682614\/10682725.pdf?arnumber=10682725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T06:30:40Z","timestamp":1727332240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10682725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,1]]},"references-count":8,"URL":"http:\/\/dx.doi.org\/10.1109\/isvlsi61997.2024.00111","relation":{},"subject":[],"published":{"date-parts":[[2024,7,1]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Knoxville, TN, USA</enrichment>
    <enrichment key="ConferenceTitle">2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>34334</id>
    <completedYear/>
    <publishedYear>2024</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>81</pageFirst>
    <pageLast>87</pageLast>
    <pageNumber>7</pageNumber>
    <edition/>
    <issue/>
    <volume>18</volume>
    <type>conferenceobject_ref</type>
    <publisherName>IEEE</publisherName>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-10-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">Area-efficient digital design using RRAM-CMOS standard cells</title>
    <abstract language="eng">Extending the scalability of digital integrated circuits through novel device concepts is an attractive option. Among these concepts, resistive random access memory (RRAM) devices allow fast and nonvolatile operation. However, building large memristive systems is still challenging since large analog circuits have to be designed and integrated. In this paper, we propose a novel solution - the implementation of digital standard cells by the means of RRAM devices. While this methodology is universal, with applications ranging from few-device-circuits to large macroblocks, we demonstrate it for a 2T2R-cell. The benefits of using RRAM devices are demonstrated by implementing a NAND standard cell merely consuming the area of two transistors. This cell is about 25 % smaller than the equivalent CMOS NAND in the same technology. We use these cells to implement a half adder, beating the area of the equivalent CMOS implementation using more sophisticates gates by 15 %. Lastly, we fully integrate this novel standard cell into a digital standard cell library and perform a synthesis and layout of a RISC-V CPU core.</abstract>
    <parentTitle language="eng">2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</parentTitle>
    <identifier type="doi">10.1109/ISVLSI61997.2024.00026</identifier>
    <identifier type="isbn">979-8-3503-5411-9</identifier>
    <identifier type="isbn">979-8-3503-5412-6</identifier>
    <identifier type="issn">2159-3477</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:16:03Z","timestamp":1727410563622},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,1]]},"DOI":"10.1109\/isvlsi61997.2024.00026","type":"proceedings-article","created":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T17:27:50Z","timestamp":1727285270000},"page":"81-87","source":"Crossref","is-referenced-by-count":0,"title":["Area-Efficient Digital Design Using RRAM-CMOS Standard Cells"],"prefix":"10.1109","volume":"18","author":[{"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Max","family":"Uhlmann","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Philip","family":"Ostrovskyy","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[{"name":"University of Rostock,Germany"}]},{"given":"Junchao","family":"Chen","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Andreas","family":"Schubert","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Carsten","family":"Schulze","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Gerhard","family":"Kahmen","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"FAU Erlangen Nurnberg,Germany"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"University of Rostock,Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP-Leibniz Institut f&amp;#x00FC;r innovative Mikroelektronik,Frankfurt(Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.1998.658762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2942456"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479146"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2422999"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1149\/05004.0021ecst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2017.7930176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/joe.2018.5234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2954753"},{"issue":"2","key":"ref14","article-title":"Spice model of memristor with nonlinear dopant drift","volume":"18","author":"Biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1039\/c3cp50738f"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750064"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342237"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2016.7726661"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac2cd4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346732"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108654"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2023.115173"}],"event":{"name":"2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2024,7,1]]},"location":"Knoxville, TN, USA","end":{"date-parts":[[2024,7,3]]}},"container-title":["2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10682594\/10682614\/10682666.pdf?arnumber=10682666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T05:58:31Z","timestamp":1727330311000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10682666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,1]]},"references-count":28,"URL":"http:\/\/dx.doi.org\/10.1109\/isvlsi61997.2024.00026","relation":{},"subject":[],"published":{"date-parts":[[2024,7,1]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://doi.org/10.15223/policy-029</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorFirstName_11,PersonAuthorLastName_11,PersonAuthorFirstName_12,PersonAuthorLastName_12,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,Volume,PublishedYear,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Knoxville, TN, USA</enrichment>
    <enrichment key="ConferenceTitle">2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <author>
      <firstName>Philip</firstName>
      <lastName>Ostrovskyy</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Junchao</firstName>
      <lastName>Chen</lastName>
    </author>
    <author>
      <firstName>Andreas</firstName>
      <lastName>Schubert</lastName>
    </author>
    <author>
      <firstName>Carsten</firstName>
      <lastName>Schulze</lastName>
    </author>
    <author>
      <firstName>Gerhard</firstName>
      <lastName>Kahmen</lastName>
    </author>
    <author>
      <firstName>Dietmar</firstName>
      <lastName>Fey</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>35634</id>
    <completedYear/>
    <publishedYear>2025</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>10</pageLast>
    <pageNumber>10</pageNumber>
    <edition/>
    <issue/>
    <volume>168</volume>
    <type>articler</type>
    <publisherName>Elsevier BV</publisherName>
    <publisherPlace>Amsterdam</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2025-03-28</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">RRAMulator : an efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation</title>
    <abstract language="eng">The in-memory computing (IMC) systems based on emerging technologies have gained significant attention due to their potential to enhance performance and energy efficiency by minimizing data movement between memory and processing unit, which is especially beneficial for data-intensive applications. Designing and evaluating systems utilizing emerging memory technologies, such as resistive RAM (RRAM), poses considerable challenges due to the limited support from electronics design automation (EDA) tools for rapid development and design space exploration. Additionally, incorporating technology-dependent variability into system-level simulations is critical to accurately assess the impact on system reliability and performance. To bridge this gap, we propose RRAMulator, a field-programmable gate array (FPGA) based hardware emulator for RRAM crossbar array. To avoid the complex device models capturing the nonlinear current–voltage (IV) relationships that degrade emulation speed and increase hardware utilization, we propose a device and variability modeling approach based on device measurements. We deploy look-up tables (LUTs) for device modeling and use the multivariate kernel density estimation (KDE) method to augment existing data, extending data variety and avoiding repetitive data usage. The proposed emulator achieves cycle-accurate, real-time emulations and provides information such as latency and energy consumption for matrix mapping and vector–matrix multiplications (VMMs). Experimental results show a significant reduction in emulation time compared to conventional behavioral simulations. Additionally, an RRAM-based discrete Fourier transform (DFT) accelerator is analyzed as a case study featuring a range of in-depth system assessments.</abstract>
    <parentTitle language="eng">Microelectronics Reliability</parentTitle>
    <identifier type="doi">10.1016/j.microrel.2025.115630</identifier>
    <identifier type="issn">0026-2714</identifier>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T04:15:34Z","timestamp":1742789734668,"version":"3.40.2"},"reference-count":35,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T00:00:00Z","timestamp":1741305600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100010571","name":"Federal Ministry of Education and Research Berlin Office","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010571","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16KISK026"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1016\/j.microrel.2025.115630","type":"journal-article","created":{"date-parts":[[2025,3,12]],"date-time":"2025-03-12T23:07:21Z","timestamp":1741820841000},"page":"115630","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["RRAMulator: An efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation"],"prefix":"10.1016","volume":"168","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3871-6464","authenticated-orcid":false,"given":"Fabian Luis","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"Fukun","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0212-259X","authenticated-orcid":false,"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5205-0398","authenticated-orcid":false,"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.microrel.2025.115630_b1","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","article-title":"Efficient processing of deep neural networks: A tutorial and survey","volume":"105","author":"Sze","year":"2017","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.microrel.2025.115630_b2","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MCAS.2021.3092533","article-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","volume":"21","author":"Yu","year":"2021","journal-title":"IEEE Circuits Syst. Mag."},{"key":"10.1016\/j.microrel.2025.115630_b3","doi-asserted-by":"crossref","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","article-title":"Metal\u2013oxide RRAM","volume":"100","author":"Wong","year":"2012","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.microrel.2025.115630_b4","doi-asserted-by":"crossref","unstructured":"L. Upton, A. Levy, M. Scott, D. Rich, W. Khwa, Y. Chih, M. Chang, S. Mitra, P. Raina, B. Murmann, EMBER: A 100 MHz, 0.86 mm2, Multiple-Bits-per-Cell RRAM Macro in 40 nm CMOS with Compact Peripherals and 1.0 pJ\/bit Read Circuitry, in: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference, ESSCIRC, 2023, pp. 469\u2013472.","DOI":"10.1109\/ESSCIRC59616.2023.10268807"},{"key":"10.1016\/j.microrel.2025.115630_b5","doi-asserted-by":"crossref","unstructured":"M. Hu, J. Strachan, Z. Li, E. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J. Yang, R. Williams, Dot-Product Engine for Neuromorphic Computing: Programming 1T1M Crossbar to Accelerate Matrix\u2013vector Multiplication, in: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference, DAC, 2016, pp. 1\u20136.","DOI":"10.1145\/2897937.2898010"},{"key":"10.1016\/j.microrel.2025.115630_b6","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","article-title":"Fully hardware-implemented memristor convolutional neural network","volume":"577","author":"Yao","year":"2020","journal-title":"Nature"},{"key":"10.1016\/j.microrel.2025.115630_b7","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1038\/s41586-022-04992-8","article-title":"A compute-in-memory chip based on resistive random-access memory","volume":"608","author":"Wan","year":"2022","journal-title":"Nature"},{"key":"10.1016\/j.microrel.2025.115630_b8","doi-asserted-by":"crossref","unstructured":"X. Li, B. Gao, B. Lin, R. Yu, H. Zhao, Z. Wang, Q. Qin, J. Tang, Q. Zhang, X. Li, Z. Hao, X. Li, D. Kong, L. Ma, N. Deng, H. Qian, H. Wu, First Demonstration of Homomorphic Encryption using Multi-Functional RRAM Arrays with a Novel Noise-Modulation Scheme, in: 2022 International Electron Devices Meeting, IEDM, 2022, pp. 33.5.1\u201333.5.4.","DOI":"10.1109\/IEDM45625.2022.10019409"},{"key":"10.1016\/j.microrel.2025.115630_b9","doi-asserted-by":"crossref","unstructured":"J. Wen, A. Baroni, E. Perez, M. Uhlmann, M. Fritscher, K. KrishneGowda, M. Ulbricht, C. Wenger, M. Krstic, Towards Reliable and Energy-Efficient RRAM Based Discrete Fourier Transform Accelerator, in: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE, 2024, pp. 1\u20136.","DOI":"10.23919\/DATE58400.2024.10546709"},{"year":"2024","series-title":"Roadmap to neuromorphic computing with emerging technologies","author":"Mehonic","key":"10.1016\/j.microrel.2025.115630_b10"},{"key":"10.1016\/j.microrel.2025.115630_b11","first-page":"4862","article-title":"Design flow for hybrid CMOS\/Memristor systems\u2014Part I: Modeling and verification steps","volume":"68","author":"Maheshwari","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"10.1016\/j.microrel.2025.115630_b12","article-title":"Toward reliable compact modeling of multilevel 1T-1r RRAM devices for neuromorphic systems","volume":"10","author":"P\u00e9rez-Bosch Quesada","year":"2021","journal-title":"Electron."},{"key":"10.1016\/j.microrel.2025.115630_b13","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/JEDS.2019.2931769","article-title":"Toward reliable multi-level operation in RRAM arrays: Improving post-algorithm stability and assessing endurance\/data retention","volume":"7","author":"P\u00e9rez","year":"2019","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.microrel.2025.115630_b14","doi-asserted-by":"crossref","unstructured":"D. Reiser, M. Reichenbach, T. Rizzi, A. Baroni, M. Fritscher, C. Wenger, C. Zambelli, D. Bertozzi, Technology-Aware Drift Resilience Analysis of RRAM Crossbar Array Configurations, in: 2023 21st IEEE Interregional NEWCAS Conference, NEWCAS, 2023, pp. 1\u20135.","DOI":"10.1109\/NEWCAS57931.2023.10198076"},{"key":"10.1016\/j.microrel.2025.115630_b15","doi-asserted-by":"crossref","unstructured":"J. Wen, A. Baroni, E. Perez, M. Ulbricht, C. Wenger, M. Krstic, Evaluating Read Disturb Effect on RRAM based AI Accelerator with Multilevel States and Input Voltages, in: 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, 2022, pp. 1\u20136.","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"10.1016\/j.microrel.2025.115630_b16","doi-asserted-by":"crossref","first-page":"2009","DOI":"10.1109\/TED.2023.3244509","article-title":"Experimental assessment of multilevel RRAM-based vector-matrix multiplication operations for in-memory computing","volume":"70","author":"Quesada","year":"2023","journal-title":"IEEE Trans. Electron. Devices"},{"key":"10.1016\/j.microrel.2025.115630_b17","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/TDMR.2023.3259015","article-title":"Process-voltage-temperature variations assessment in energy-aware resistive RAM-based FPGAs","volume":"23","author":"Rizzi","year":"2023","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.microrel.2025.115630_b18","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1007\/s10836-021-05968-8","article-title":"Review of manufacturing process defects and their effects on memristive devices","volume":"37","author":"Poehls","year":"2021","journal-title":"J. Electron. Test."},{"key":"10.1016\/j.microrel.2025.115630_b19","doi-asserted-by":"crossref","unstructured":"M. Fieback, L. P\u00f6hls, Lifecycle Management of Emerging Memories, in: 2024 IEEE European Test Symposium, ETS, 2024, pp. 1\u20136.","DOI":"10.1109\/ETS61313.2024.10567697"},{"key":"10.1016\/j.microrel.2025.115630_b20","doi-asserted-by":"crossref","unstructured":"J. Wen, F. Vargas, F. Zhu, D. Reiser, A. Baroni, M. Fritscher, E. Perez, M. Reichenbach, C. Wenger, M. Krstic, Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment, in: 2024 IEEE 25th Latin American Test Symposium, LATS, 2024, pp. 1\u20136.","DOI":"10.1109\/LATS62223.2024.10534601"},{"key":"10.1016\/j.microrel.2025.115630_b21","doi-asserted-by":"crossref","unstructured":"J. Wen, M. Ulbricht, E. Perez, X. Fan, M. Krstic, Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment, in: 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS, 2021, pp. 29\u201332.","DOI":"10.1109\/DDECS52668.2021.9417070"},{"key":"10.1016\/j.microrel.2025.115630_b22","doi-asserted-by":"crossref","unstructured":"X. Peng, S. Huang, Y. Luo, X. Sun, S. Yu, DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies, in: 2019 IEEE International Electron Devices Meeting, IEDM, 2019, pp. 32.5.1\u201332.5.4.","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"10.1016\/j.microrel.2025.115630_b23","doi-asserted-by":"crossref","first-page":"5098","DOI":"10.1109\/TNNLS.2018.2791458","article-title":"Experimental study of artificial neural networks using a digital memristor simulator","volume":"29","author":"Ntinas","year":"2018","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"key":"10.1016\/j.microrel.2025.115630_b24","doi-asserted-by":"crossref","first-page":"174280","DOI":"10.1109\/ACCESS.2019.2957300","article-title":"Digital emulation of a versatile memristor with speech encryption application","volume":"7","author":"Tolba","year":"2019","journal-title":"IEEE Access."},{"key":"10.1016\/j.microrel.2025.115630_b25","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1109\/TCAD.2018.2889670","article-title":"An FPGA-based hardware emulator for neuromorphic chip with RRAM","volume":"39","author":"Luo","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.microrel.2025.115630_b26","doi-asserted-by":"crossref","unstructured":"Y. Shi, Y. Sun, J. Jiang, G. He, Q. Wang, N. Jing, Fast FPGA-Based Emulation for ReRAM-Enabled Deep Neural Network Accelerator, in: 2021 IEEE International Symposium on Circuits and Systems, ISCAS, 2021, pp. 1\u20135.","DOI":"10.1109\/ISCAS51556.2021.9401762"},{"key":"10.1016\/j.microrel.2025.115630_b27","doi-asserted-by":"crossref","DOI":"10.1145\/3517812","article-title":"NORM: An FPGA-based non-volatile memory emulation framework for intermittent computing","volume":"18","author":"Ruffini","year":"2022","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"10.1016\/j.microrel.2025.115630_b28","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/LES.2023.3299202","article-title":"NvMISC: Toward an FPGA-based emulation platform for RISC-V and nonvolatile memories","volume":"15","author":"Zhao","year":"2023","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10.1016\/j.microrel.2025.115630_b29","first-page":"500","article-title":"Prototyping reconfigurable RRAM-based AI accelerators using the RISC-v ecosystem and digital twins","author":"Fritscher","year":"2023","journal-title":"High Perform. Comput."},{"key":"10.1016\/j.microrel.2025.115630_b30","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1126\/science.ade3483","article-title":"Edge learning using a fully integrated neuro-inspired memristor chip","volume":"381","author":"Zhang","year":"2023","journal-title":"Sci."},{"key":"10.1016\/j.microrel.2025.115630_b31","doi-asserted-by":"crossref","unstructured":"M. Uhlmann, T. Rizzi, J. Wen, E. P\u00e9rez-Bosch Quesada, B. Al Beattie, K. Ochs, E. P\u00e9rez, P. Ostrovskyy, C. Carta, C. Wenger, G. Kahmen, LUT-based RRAM Model for Neural Accelerator Circuit Simulation, in: Proceedings of the 18th ACM International Symposium on Nanoscale Architectures, 2024.","DOI":"10.1145\/3611315.3633273"},{"key":"10.1016\/j.microrel.2025.115630_b32","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/TDMR.2022.3182133","article-title":"Low conductance state drift characterization and mitigation in resistive switching memories (RRAM) for artificial neural networks","volume":"22","author":"Baroni","year":"2022","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.microrel.2025.115630_b33","doi-asserted-by":"crossref","unstructured":"E. Brum, M. Fieback, T. Copetti, H. Jiayi, S. Hamdioui, F. Vargas, L. Poehls, Evaluating the Impact of Process Variation on RRAMs, in: 2021 IEEE 22nd Latin American Test Symposium, LATS, 2021, pp. 1\u20136.","DOI":"10.1109\/LATS53581.2021.9651789"},{"key":"10.1016\/j.microrel.2025.115630_b34","doi-asserted-by":"crossref","first-page":"2795","DOI":"10.1109\/78.324744","article-title":"Nonparametric multivariate density estimation: A comparative study","volume":"42","author":"Hwang","year":"1994","journal-title":"IEEE Trans. Signal Process."},{"key":"10.1016\/j.microrel.2025.115630_b35","series-title":"Proceedings of the 43rd International Symposium on Computer Architecture","first-page":"14","article-title":"ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee","year":"2016"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271425000435?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271425000435?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T02:48:28Z","timestamp":1742784508000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271425000435"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":35,"alternative-id":["S0026271425000435"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2025.115630","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2025,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"RRAMulator: An efficient FPGA-based emulator for RRAM crossbar with device variability and energy consumption evaluation","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.microrel.2025.115630","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2025 The Authors. Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"115630"}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">journal-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://www.elsevier.com/tdm/userlicense/1.0/</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorIdentifierOrcid_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorIdentifierOrcid_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorIdentifierOrcid_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorIdentifierOrcid_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorIdentifierOrcid_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorIdentifierOrcid_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorIdentifierOrcid_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorIdentifierOrcid_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorIdentifierOrcid_10,PublisherName,TitleMain_1,Language,TitleParent_1,ArticleNumber,Volume,PublishedYear,IdentifierIssn,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <submitter>
      <firstName>Wenger</firstName>
      <lastName>Christian</lastName>
    </submitter>
    <author>
      <firstName>Fabian Luis</firstName>
      <lastName>Vargas</lastName>
    </author>
    <author>
      <firstName>Fukun</firstName>
      <lastName>Zhu</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Andrea</firstName>
      <lastName>Baroni</lastName>
    </author>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Perez</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
  <doc>
    <id>35802</id>
    <completedYear/>
    <publishedYear>2025</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>9</pageLast>
    <pageNumber>9</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>articler</type>
    <publisherName>Institute of Electrical and Electronics Engineers (IEEE)</publisherName>
    <publisherPlace>New York</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2025-04-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">RISC-V CPU design using RRAM-CMOS standard cells</title>
    <abstract language="eng">The breakdown of Dennard scaling has been the driver for many innovations such as multicore CPUs and has fueled the research into novel devices such as resistive random access memory (RRAM). These devices might be a means to extend the scalability of integrated circuits since they allow for fast and nonvolatile operation. Unfortunately, large analog circuits need to be designed and integrated in order to benefit from these cells, hindering the implementation of large systems. This work elaborates on a novel solution, namely, creating digital standard cells utilizing RRAM devices. Albeit this approach can be used both for small gates and large macroblocks, we illustrate it for a 2T2R-cell. Since RRAM devices can be vertically stacked with transistors, this enables us to construct a nand standard cell, which merely consumes the area of two transistors. This leads to a 25% area reduction compared to an equivalent CMOS nand gate. We illustrate achievable area savings with a half-adder circuit and integrate this novel cell into a digital standard cell library. A synthesized RISC-V core using RRAM-based cells results in a 10.7% smaller area than the equivalent design using standard CMOS gates.</abstract>
    <parentTitle language="eng">IEEE transactions on very large scale integration (VLSI) systems</parentTitle>
    <identifier type="doi">10.1109/TVLSI.2025.3554476</identifier>
    <identifier type="issn">1063-8210</identifier>
    <identifier type="url">https://ieeexplore.ieee.org/document/10960690</identifier>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T18:10:03Z","timestamp":1744999803466,"version":"3.40.4"},"reference-count":0,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"DFG through the Project HYBRISC","award":["536099247"]},{"name":"DFG through the SPP MemrisTec","award":["422738993"]},{"name":"BMBF through the Project KI-IoT","award":["16ME0092"]},{"name":"BMBF through the Project iCampus II","award":["16ES1128K"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/tvlsi.2025.3554476","type":"journal-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T17:23:06Z","timestamp":1744305786000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V CPU Design Using RRAM-CMOS Standard Cells"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8625-2040","authenticated-orcid":false,"given":"Max","family":"Uhlmann","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0393-2528","authenticated-orcid":false,"given":"Philip","family":"Ostrovskyy","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0212-259X","authenticated-orcid":false,"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4413-0937","authenticated-orcid":false,"given":"Junchao","family":"Chen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"given":"Carsten","family":"Schulze","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2674-2240","authenticated-orcid":false,"given":"Gerhard","family":"Kahmen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6077-4732","authenticated-orcid":false,"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"FAU Erlangen N&amp;#x00FC;rnberg, Erlangen, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut f&amp;#x00FC;r Innovative Mikroelektronik, Frankfurt an der Oder, Germany"}]}],"member":"263","container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/4359553\/10960690.pdf?arnumber=10960690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T17:40:03Z","timestamp":1744998003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10960690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3554476","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">journal-article</enrichment>
    <enrichment key="opus_crossrefLicence">https://creativecommons.org/licenses/by-nc-nd/4.0/</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorIdentifierOrcid_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorIdentifierOrcid_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorIdentifierOrcid_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorIdentifierOrcid_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorIdentifierOrcid_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorIdentifierOrcid_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorIdentifierOrcid_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorIdentifierOrcid_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorIdentifierOrcid_10,PersonAuthorFirstName_11,PersonAuthorLastName_11,PersonAuthorIdentifierOrcid_11,PersonAuthorFirstName_12,PersonAuthorLastName_12,PersonAuthorIdentifierOrcid_12,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear,IdentifierIssn,Enrichmentopus_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <licence>Creative Commons - CC BY-NC-ND - Namensnennung - Nicht kommerziell - Keine Bearbeitungen 4.0 International</licence>
    <author>
      <firstName>Markus</firstName>
      <lastName>Fritscher</lastName>
    </author>
    <editor>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </editor>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <author>
      <firstName>Philip</firstName>
      <lastName>Ostrovskyy</lastName>
    </author>
    <author>
      <firstName>Daniel</firstName>
      <lastName>Reiser</lastName>
    </author>
    <author>
      <firstName>Junchao</firstName>
      <lastName>Chen</lastName>
    </author>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <author>
      <firstName>Carsten</firstName>
      <lastName>Schulze</lastName>
    </author>
    <author>
      <firstName>Gerhard</firstName>
      <lastName>Kahmen</lastName>
    </author>
    <author>
      <firstName>Dietmar</firstName>
      <lastName>Fey</lastName>
    </author>
    <author>
      <firstName>Marc</firstName>
      <lastName>Reichenbach</lastName>
    </author>
    <author>
      <firstName>Milos</firstName>
      <lastName>Krstic</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Logic gates</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
  </doc>
</export-example>
