<?xml version="1.0" encoding="utf-8"?>
<export-example>
  <doc>
    <id>7149</id>
    <completedYear/>
    <publishedYear>2006</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst/>
    <pageLast/>
    <pageNumber/>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject</type>
    <publisherName/>
    <publisherPlace/>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2012-02-02</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">A Mixed Level Fault Simulation of VHDL and SystemC</title>
    <abstract language="eng">Konferenzbeitrag EuroMicro Conference on Digital System Design (DSD 2006), Dubrovnik, September 2006</abstract>
    <note>IEEE Computer Society</note>
    <enrichment key="UBICOIdent">008363</enrichment>
    <enrichment key="UBICOquelle">Proceedings / 10th Euromicro Conference, DSD, 2006, Dubrovnik, IEEE CS Press 2006, pp. 275-279, 0-7695-2609-8</enrichment>
    <author>
      <firstName>Silvio Andre</firstName>
      <lastName>Misera</lastName>
    </author>
    <submitter>
      <firstName>...</firstName>
      <lastName>Administrator</lastName>
    </submitter>
    <author>
      <firstName>Lars</firstName>
      <lastName>Breitenfeld</lastName>
    </author>
    <author>
      <firstName>André</firstName>
      <lastName>Sieber</lastName>
    </author>
    <author>
      <firstName>Heinrich Theodor</firstName>
      <lastName>Vierhaus</lastName>
    </author>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>Test</value>
    </subject>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>Fehlersimulation</value>
    </subject>
    <collection role="old_institute" number="01047">LS Technische Informatik</collection>
    <collection role="institutes" number="1204">FG Technische Informatik</collection>
  </doc>
  <doc>
    <id>7151</id>
    <completedYear/>
    <publishedYear>2006</publishedYear>
    <thesisYearAccepted/>
    <language>deu</language>
    <pageFirst/>
    <pageLast/>
    <pageNumber/>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject</type>
    <publisherName>Fraunhofer-Institut</publisherName>
    <publisherPlace>Dresden</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2012-02-02</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="deu">Eine Mixed-Language-Fault-Simulation von VHDL- und SystemC-Modellen</title>
    <parentTitle language="deu">Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS'2006), 10. - 11. Mai 2006</parentTitle>
    <note>BTU</note>
    <enrichment key="UBICOIdent">008365</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <author>
      <firstName>Silvio Andre</firstName>
      <lastName>Misera</lastName>
    </author>
    <submitter>
      <firstName>...</firstName>
      <lastName>Administrator</lastName>
    </submitter>
    <author>
      <firstName>André</firstName>
      <lastName>Sieber</lastName>
    </author>
    <author>
      <firstName>Lars</firstName>
      <lastName>Breitenfeld</lastName>
    </author>
    <author>
      <firstName>Heinrich Theodor</firstName>
      <lastName>Vierhaus</lastName>
    </author>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>ICs</value>
    </subject>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>SoCs</value>
    </subject>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>Zuverlässigkeit</value>
    </subject>
    <subject>
      <language>deu</language>
      <type>uncontrolled</type>
      <value>Fehlersimulation</value>
    </subject>
    <collection role="old_institute" number="01047">LS Technische Informatik</collection>
    <collection role="institutes" number="1204">FG Technische Informatik</collection>
  </doc>
</export-example>
