<?xml version="1.0" encoding="utf-8"?>
<export-example>
  <doc>
    <id>34340</id>
    <completedYear/>
    <publishedYear>2023</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>6</pageLast>
    <pageNumber>6</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>conferenceobject_ref</type>
    <publisherName>ACM</publisherName>
    <publisherPlace>New York, NY, USA</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2024-10-29</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">LUT-based RRAM model for neural accelerator circuit simulation</title>
    <abstract language="eng">Neural hardware accelerators have been proven to be energy-efficient when used to solve tasks which can be mapped into an artificial neural network (ANN) structure. Resistive random-access memories (RRAMs) are currently under investigation together with several different memristive devices as promising technologies to build such accelerators combined together with complementary metal-oxide semiconductor (CMOS)-technologies in integrated circuits (ICs). While many research groups are actively developing sophisticated physical-based representations to better understand the underlying phenomena characterizing these devices, not much work has been dedicated to exploit the trade-off between simulation time and accuracy in the definition of low computational demanding models suitable to be used at many abstraction layers. Indeed, the design of complex mixed-signal systems as a neural hardware accelerators requires frequent interaction between the application- and the circuit-level that can be enabled only with the support of accurate and fast-simulating devices’ models. In this work, we propose a solution to fill the aforementioned gap with a lookup table (LUT)-based Verilog-A model of IHP’s 1-transistor-1-RRAM (1T1R) cell. In addition, the implementation challenges of conveying the communication between the abstract ANN simulation and the circuital analysis are tackled with a design flow for resistive neural hardware accelerators that features a custom Python wrapper. As a demonstration of the proposed design flow and 1T1R model, an ANN for the MNIST handwritten digit recognition task is assessed with the last layer verified in circuit simulation. The obtained recognition confidence intervals show a considerable discrepancy between the purely application-level PyTorch simulation and the proposed design flow which spans across the abstraction layers down to the circuital analysis.</abstract>
    <parentTitle language="eng">Proceedings of the 18th ACM International Symposium on Nanoscale Architectures</parentTitle>
    <identifier type="doi">10.1145/3611315.3633273</identifier>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_doi_json">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:40:55Z","timestamp":1725763255996},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","funder":[{"name":"Deutsche Forschungsgemeinschaft (DFG)","award":["434434223 ? SFB 1461 and 441921944"]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1145\/3611315.3633273","type":"proceedings-article","created":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T18:09:34Z","timestamp":1706206174000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["LUT-based RRAM Model for Neural Accelerator Circuit Simulation"],"prefix":"10.1145","author":[{"ORCID":"http:\/\/orcid.org\/0009-0002-8625-2040","authenticated-orcid":false,"given":"Max","family":"Uhlmann","sequence":"first","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8117-4357","authenticated-orcid":false,"given":"Tommaso","family":"Rizzi","sequence":"additional","affiliation":[{"name":"Material Research, IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-5133-7816","authenticated-orcid":false,"given":"Emilio","family":"P\u00e9rez-Bosch Quesada","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-4675-9771","authenticated-orcid":false,"given":"Bakr","family":"Al Beattie","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-1484-6125","authenticated-orcid":false,"given":"Karlheinz","family":"Ochs","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"P\u00e9rez","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0009-0009-0393-2528","authenticated-orcid":false,"given":"Philip","family":"Ostrovskyy","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9147-0160","authenticated-orcid":false,"given":"Corrado","family":"Carta","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-2674-2240","authenticated-orcid":false,"given":"Gerhard","family":"Kahmen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institut fuer innovative Mikroelektronik, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2023.3273520"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1049\/joe.2018.5234"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2004.10971"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.3333552"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2003.06471"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS51330.2020.9268652"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10060645"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3244509"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2023.3268092"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417070"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962345"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325249"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"}],"event":{"name":"NANOARCH '23: 18th ACM International Symposium on Nanoscale Architectures","acronym":"NANOARCH '23","location":"Dresden Germany"},"container-title":["Proceedings of the 18th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3611315.3633273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T18:09:59Z","timestamp":1706206199000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633273"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":18,"alternative-id":["10.1145\/3611315.3633273","10.1145\/3611315"],"URL":"http:\/\/dx.doi.org\/10.1145\/3611315.3633273","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]},"assertion":[{"value":"2024-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">proceedings-article</enrichment>
    <enrichment key="opus_import_origin">crossref</enrichment>
    <enrichment key="opus_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorIdentifierOrcid_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorIdentifierOrcid_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorIdentifierOrcid_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorIdentifierOrcid_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorIdentifierOrcid_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorIdentifierOrcid_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorIdentifierOrcid_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorIdentifierOrcid_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorIdentifierOrcid_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorIdentifierOrcid_10,PersonAuthorFirstName_11,PersonAuthorLastName_11,PersonAuthorIdentifierOrcid_11,EnrichmentConferenceTitle,EnrichmentConferencePlace,PublisherName,PublisherPlace,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="ConferencePlace">Dresden Germany</enrichment>
    <enrichment key="ConferenceTitle">NANOARCH '23: 18th ACM International Symposium on Nanoscale Architectures</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="Publikationsweg">Open Access</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Tommaso</firstName>
      <lastName>Rizzi</lastName>
    </author>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <author>
      <firstName>Emilio</firstName>
      <lastName>Pérez-Bosch Quesada</lastName>
    </author>
    <author>
      <firstName>Bakr</firstName>
      <lastName>Al Beattie</lastName>
    </author>
    <author>
      <firstName>Karlheinz</firstName>
      <lastName>Ochs</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Pérez</lastName>
    </author>
    <author>
      <firstName>Philip</firstName>
      <lastName>Ostrovskyy</lastName>
    </author>
    <author>
      <firstName>Corrado</firstName>
      <lastName>Carta</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Gerhard</firstName>
      <lastName>Kahmen</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>Neural network</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
    <collection role="institutes" number="1122">FG Halbleitertechnologie</collection>
  </doc>
  <doc>
    <id>36422</id>
    <completedYear/>
    <publishedYear>2025</publishedYear>
    <thesisYearAccepted/>
    <language>eng</language>
    <pageFirst>1</pageFirst>
    <pageLast>5</pageLast>
    <pageNumber>5</pageNumber>
    <edition/>
    <issue/>
    <volume/>
    <type>articler</type>
    <publisherName>Institute of Electrical and Electronics Engineers (IEEE)</publisherName>
    <publisherPlace>New York</publisherPlace>
    <creatingCorporation/>
    <contributingCorporation/>
    <belongsToBibliography>0</belongsToBibliography>
    <completedDate>2025-08-18</completedDate>
    <publishedDate>--</publishedDate>
    <thesisDateAccepted>--</thesisDateAccepted>
    <title language="eng">End-to-end design flow for resistive neural accelerators</title>
    <abstract language="eng">Neural hardware accelerators have demonstrated notable energy efficiency in tackling tasks, which can be adapted to artificial neural network (ANN) structures. Research is currently directed towards leveraging resistive random-access memories (RRAMs) among various memristive devices. In conjunction with complementary metal-oxide semiconductor (CMOS) technologies within integrated circuits (ICs), RRAM devices are used to build such neural accelerators. In this study, we present a neural accelerator hardware design and verification flow, which uses a lookup table (LUT)-based Verilog-A model of IHP’s one-transistor-one-RRAM (1T1R) cell. In particular, we address the challenges of interfacing between abstract ANN simulations and circuit analysis by including a tailored Python wrapper into the design process for resistive neural hardware accelerators. To demonstrate our concept, the efficacy of the proposed design flow, we evaluate an ANN for the MNIST handwritten digit recognition task, as well as for the CIFAR-10 image recognition task, with the last layer verified through circuit simulation. Additionally, we implement different versions of a 1T1R model, based on quasi-static measurement data, providing insights on the effect of conductance level spacing and device-to-device variability. The circuit simulations tackle both schematic and physical layout assessment. The resulting recognition accuracies exhibit significant differences between the purely application-level PyTorch simulation and our proposed design flow, highlighting the relevance of circuit-level validation for the design of neural hardware accelerators.</abstract>
    <parentTitle language="eng">IEEE transactions on computer-aided design of integrated circuits and systems</parentTitle>
    <identifier type="doi">10.1109/TCAD.2025.3597237</identifier>
    <identifier type="issn">0278-0070</identifier>
    <identifier type="issn">1937-4151</identifier>
    <enrichment key="Fprofil">4 Künstliche Intelligenz und Sensorik / Artificial Intelligence and Sensor Technology</enrichment>
    <enrichment key="opus_doi_flag">true</enrichment>
    <enrichment key="opus_import_data">{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T02:03:05Z","timestamp":1755223385067,"version":"3.43.0"},"reference-count":0,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["434434223"],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/tcad.2025.3597237","type":"journal-article","created":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T18:39:56Z","timestamp":1754678396000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["End-to-End Design Flow for Resistive Neural Accelerators"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-8625-2040","authenticated-orcid":false,"given":"Max","family":"Uhlmann","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8117-4357","authenticated-orcid":false,"given":"Tommaso","family":"Rizzi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5133-7816","authenticated-orcid":false,"given":"Emilio P\u00e9rez-Bosch","family":"Quesada","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4675-9771","authenticated-orcid":false,"given":"Bakr Al","family":"Beattie","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1484-6125","authenticated-orcid":false,"given":"Karlheinz","family":"Ochs","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"P\u00e9rez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0393-2528","authenticated-orcid":false,"given":"Philip","family":"Ostrovskyy","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9147-0160","authenticated-orcid":false,"given":"Corrado","family":"Carta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2674-2240","authenticated-orcid":false,"given":"Gerhard","family":"Kahmen","sequence":"additional","affiliation":[]}],"member":"263","container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/6917053\/11121349.pdf?arnumber=11121349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T17:43:35Z","timestamp":1754934215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11121349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3597237","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}</enrichment>
    <enrichment key="opus_crossrefDocumentType">journal-article</enrichment>
    <enrichment key="local_crossrefLicence">https://creativecommons.org/licenses/by-nc-nd/4.0/</enrichment>
    <enrichment key="local_import_origin">crossref</enrichment>
    <enrichment key="local_doiImportPopulated">PersonAuthorFirstName_1,PersonAuthorLastName_1,PersonAuthorIdentifierOrcid_1,PersonAuthorFirstName_2,PersonAuthorLastName_2,PersonAuthorIdentifierOrcid_2,PersonAuthorFirstName_3,PersonAuthorLastName_3,PersonAuthorIdentifierOrcid_3,PersonAuthorFirstName_4,PersonAuthorLastName_4,PersonAuthorIdentifierOrcid_4,PersonAuthorFirstName_5,PersonAuthorLastName_5,PersonAuthorIdentifierOrcid_5,PersonAuthorFirstName_6,PersonAuthorLastName_6,PersonAuthorIdentifierOrcid_6,PersonAuthorFirstName_7,PersonAuthorLastName_7,PersonAuthorIdentifierOrcid_7,PersonAuthorFirstName_8,PersonAuthorLastName_8,PersonAuthorIdentifierOrcid_8,PersonAuthorFirstName_9,PersonAuthorLastName_9,PersonAuthorIdentifierOrcid_9,PersonAuthorFirstName_10,PersonAuthorLastName_10,PersonAuthorIdentifierOrcid_10,PersonAuthorFirstName_11,PersonAuthorLastName_11,PersonAuthorIdentifierOrcid_11,PublisherName,TitleMain_1,TitleParent_1,PageNumber,PageFirst,PageLast,PublishedYear,IdentifierIssn,Enrichmentlocal_crossrefLicence</enrichment>
    <enrichment key="BTU">an der BTU erstellt / created at BTU</enrichment>
    <enrichment key="Referiert">Beitrag ist referiert / Article peer-reviewed</enrichment>
    <enrichment key="opus.source">doi-import</enrichment>
    <enrichment key="opus.doi.autoCreate">false</enrichment>
    <enrichment key="opus.urn.autoCreate">false</enrichment>
    <licence>Creative Commons - CC BY-NC-ND - Namensnennung - Nicht kommerziell - Keine Bearbeitungen 4.0 International</licence>
    <author>
      <firstName>Max</firstName>
      <lastName>Uhlmann</lastName>
    </author>
    <submitter>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </submitter>
    <author>
      <firstName>Tommaso</firstName>
      <lastName>Rizzi</lastName>
    </author>
    <author>
      <firstName>Jianan</firstName>
      <lastName>Wen</lastName>
    </author>
    <author>
      <firstName>Emilio Pérez-Bosch</firstName>
      <lastName>Quesada</lastName>
    </author>
    <author>
      <firstName>Bakr Al</firstName>
      <lastName>Beattie</lastName>
    </author>
    <author>
      <firstName>Karlheinz</firstName>
      <lastName>Ochs</lastName>
    </author>
    <author>
      <firstName>Eduardo</firstName>
      <lastName>Pérez</lastName>
    </author>
    <author>
      <firstName>Philip</firstName>
      <lastName>Ostrovskyy</lastName>
    </author>
    <author>
      <firstName>Corrado</firstName>
      <lastName>Carta</lastName>
    </author>
    <author>
      <firstName>Christian</firstName>
      <lastName>Wenger</lastName>
    </author>
    <author>
      <firstName>Gerhard</firstName>
      <lastName>Kahmen</lastName>
    </author>
    <subject>
      <language>eng</language>
      <type>uncontrolled</type>
      <value>RRAM</value>
    </subject>
    <collection role="institutes" number="1521">FG Halbleitermaterialien</collection>
    <collection role="institutes" number="1122">FG Halbleitertechnologie</collection>
  </doc>
</export-example>
