TY - GEN A1 - Perez, Eduardo A1 - Pérez-Ávila, Antonio Javier A1 - Romero-Zaliz, Rocío A1 - Mahadevaiah, Mamathamba Kalishettyhalli A1 - Pérez-Bosch Quesada, Emilio A1 - Roldan, Juan Bautista A1 - Jiménez-Molinos, Francisco A1 - Wenger, Christian T1 - Optimization of Multi-Level Operation in RRAM Arrays for In-Memory Computing T2 - Electronics (MDPI) N2 - Accomplishing multi-level programming in resistive random access memory (RRAM) arrays with truly discrete and linearly spaced conductive levels is crucial in order to implement synaptic weights in hardware-based neuromorphic systems. In this paper, we implemented this feature on 4-kbit 1T1R RRAM arrays by tuning the programming parameters of the multi-level incremental step pulse with verify algorithm (M-ISPVA). The optimized set of parameters was assessed by comparing its results with a non-optimized one. The optimized set of parameters proved to be an effective way to define non-overlapped conductive levels due to the strong reduction of the device-to-device variability as well as of the cycle-to-cycle variability, assessed by inter-levels switching tests and during 1k reset-set cycles. In order to evaluate this improvement in real scenarios, the experimental characteristics of the RRAM devices were captured by means of a behavioral model, which was used to simulate two different neuromorphic systems: an 8×8 vector-matrixmultiplication (VMM) accelerator and a 4-layer feedforward neural network for MNIST database recognition. The results clearly showed that the optimization of the programming parameters improved both the precision of VMM results as well as the recognition accuracy of the neural network in about 6% compared with the use of non-optimized parameters. KW - RRAM KW - Multilevel switching KW - In-memory computing Y1 - 2021 UR - https://opus4.kobv.de/opus4-UBICO/frontdoor/index/index/docId/27376 SN - 2079-9292 VL - 10 IS - 9 ER -